```
; 4/11/95
  ; with stop
  ;!!!!!!!! note:for z8604 with external EEPROM & RS232 !!!!!!!!!!
              EQUATE STATEMENTS

      .equ
      0f0H
      ; expanded reg group F (WDT, SMR, PCON)

      .equ
      00H
      ; expanded reg group 0 (ports)

      .equ
      00000000b
      ; B39 value for S1

      .equ
      00000010b
      ; B39 value for S3

      .equ
      00000100b
      ; B39 value for S3

      .equ
      0000100b
      ; P32 S1 mask for Z86C04

      .equ
      0000100b
      ; P33 S2 mask for Z86C04

      .equ
      0000010b
      ; P31 S3 mask for Z86C04

      .equ
      0bH
      ; stop mode recovery

      .equ
      0000100b
      ; P22 chip sel hi for 93c46

      .equ
      1111101b
      ; P22 chip sel lo for 93c46

      .equ
      11111101b
      ; P21 clk hi for 93c46

      .equ
      11111110b
      ; P20 data out hi for 93c46

      .equ
      12
      ; chip sel port 93c46

      .equ
      P2
      ; chip sel port 93c46

      .equ
      P2
      ; chip sel port 93c46

      .equ
      P2
      ; clk port 93c46

                              .equ
.equ
 XRGRPF
 XRGRP0
 S1B39
 S2B39 1
 S3B39
 S1
 S2 :
 S3
 smr
 csh
 csl
 clockh
 clockl
 doh
 dol
 csport
 dioport
 clkport
 CONTROL REG AND INITIAL VALUES
   ***********************
 STACKTOP
                             .equ
                                                 07FH
                                                                                  ; start of the stack
                                                07FH ; start of the stack
070H ; end of the stack
00H ; init general purpose reg to 00H
00H ; init register pointer to 00
0000000B ; init intr mask reg (di)
00001111B ; init intr priority reg
00000100B ; init port 0&1 mode reg
10010000B ; init port2 mode
00000001B ; init port3 mode
 STACKEND
                                .equ
                            . EQU
. EQU
 GPR INIT
 RP_INIT
IMR_INIT
IPR_INIT
                        .EQU
.EQU
.EQU
.EQU
                                            00001111B
00000100B
10010000B
 PO1M INIT
P2M_INIT
P3M_INIT
PRE1_INIT
T1_INIT
                                           00000001B
00001011B
250D
00000000B
00001100B
                           .EQU
.EQU
.EQU
                                                                           ; init prescalar 1 reg
                                                                               ; init counter/timer 1 reg /200
TMR_INIT
                                                                               ; init timer mode reg
; start timer
                                               00001100B
TMR START
                                           00001100B
00000000B
00000000B
PO_INIT
P2_INIT
P3_INIT
                                                                           ; init port0
                                .EQU
                                .EQU
                                                                               ; init port2
                                 .EQU
                                                 0000000B
                                                                                 ; init port3
SMR INIT
                                 .EQU
                                                 11111010B
                                                                                  ; init SMR reg bit1 hi OTP Lo Emulato
PCON INIT
                                 .EQU
                                                 11111110B
                                                                               ; init Port control reg
   ****************
        PREDEFINED CONTROL REG
     *****************
                                                                            ; stack pointer
; general purpose
; register pointer
                                .equ
                                                 255
                              .equ 253
.equ 253
GPR
;RP
;FLAGS
                                .equ 252
                                                                                ; cpu flags
```

```
.EQU
RS2320DELAY
                         REGGRP10+10
                 . EQU
                         REGGRP10+11
RS232IDELAY
RS232CCOUNT
                 .EQU
                         REGGRP10+12
                 .EQU
                         REGGRP10+13
RS232PAGE
                         REGGRP10+14
RSCCOUNT
                 . EQU
                         REGGRP10+15
RSSTART
                 . EQU
                                          ;RS232 output bit set:
                         00000100B
                 .EQU
RS2320S
                                         :RS232 output bit clear
                 .EQU
                         11111011B
RS2320C
RS2320P · ·
                 .EQU
                         P0
                                          :RS232 output port
                 .EQU
                         P2
                                          ;RS232 input port
RS232IP
                                          ;RS232 input mask
                         00010000B
RS232IM
 ; GENERAL PURPOSE REGISTER GROUP 20H-2FH
 **********
                         20H
REGGRP20
                 .equ
                                          ;Trinary Roll Code REG's LSB
                         REGGRP20
TRC.0
                 .equ
                         REGGRP20+1
                                          ;Trinary Roll Code REG's
TRC1
               · .equ
                         REGGRP20+2
                                          :Trinary Roll Code REG's
                ·.equ
TRC2
                                        ;Trinary Roll Code REG's
;Trinary Roll Code REG's
;Trinary Roll Code REG's
;Trinary Roll Code REG's
                         REGGRP20+3
TRC3 ·
                 .equ
TRC4
                 .equ
                         REGGRP20+4
                         REGGRP20+5
TRC5
                 .equ
                         REGGRP20+6
TRC6
                 .equ
                                          ;Trinary Roll Code REG's
                         REGGRP20+7
                 .equ
                                          ;Trinary Roll Code REG's ;Trinary Roll Code REG's
                         REGGRP20+8
                 .equ
TRC8
 TRC9
                 .equ
                         REGGRP20+9
                                          ;sync pulse frame1
                         REGGRP20+10
SYNC1
                 .equ
                                          ;Trinary Roll Code REG's
TRC10
                 .equ
                         REGGRP20+11
                                          Trinary Roll Code REG's Trinary Roll Code REG's Trinary Roll Code REG's
                         REGGRP20+12
TRC11
                 .equ
                 .equ
TRC12
                         REGGRP20+13
                         REGGRP20+14
TRC13
                 .equ
                                          ;Trinary Roll Code REG's
TRC14
                         REGGRP20+15
                 .eau
                                          :Trinary Roll Code REG's LSB :Trinary Roll Code REG's
                          r0
trc0
                 .equ
trc1
                 .equ
                          r1
                                           ;Trinary Roll Code REG's
                         r2
trc2
                 .equ
                                          ;Trinary Roll Code REG's
                          r3
trc3
                 .equ
                                          ;Trinary Roll Code REG's ;Trinary Roll Code REG's
                          r4
trc4
                 .equ
                 .equ
                          r5
trc5
                                          ;Trinary Roll Code REG's
trc6
                 .equ .
                         r6
                          r7
                                         Trinary Roll Code REG's
trc7
                 .eau
                          r8 '
                                          ;Trinary Roll Code REG's
                 .equ
                                          ;Trinary Roll Code REG's
                          r9
trc9
                 .equ
                                          ;sync pulse frame1
 sync1
                 .equ
                          r10
                                          ;Trinary Roll Code REG's
                         r11
 trc10
                 .equ
                                          ;Trinary Roll Code REG's
                 .equ
                          r12
 trcll
                          r13
                                          ;Trinary Roll Code REG's
 trc12
                 .equ
                                          ;Trinary Roll Code REG's
;Trinary Roll Code REG's
 trc13
                 .equ .
                          r14
 trc14
                 .eau
                          r15
 ***********
 ; GENERAL PURPOSE REGISTER GROUP 30H-39H (3Ah-3FH reserved for stack)
 ***************
                          30H
 REGGRP30
                 .equ
                                          ; Trinary Roll Code REG's
                 .equ
                          REGGRP30
 TRC15
                                          ; Trinary Roll Code REG's
                          REGGRP30+1
 TRC16
                 .equ
                                          ; Trinary Roll Code REG's
; Trinary Roll Code REG's MSB
                 .equ
                          REGGRP30+2
 TRC17
                          REGGRP30+3
 TRC18
                 .equ
                          REGGRP30+4
                                          ; sync pulse frame0
 TRC19
                 .equ
 SYNC0
                          REGGRP30+5
                                          ; sync pulse frame0
                 .equ
```

```
REGGRP30+6
                                      ; RC mirrored less LSB
              · .equ
RCMIR0
                       REGGRP30+7
                                      ; RC mirrored less
RCMIR1
               .equ
                                      ; RC mirrored less
RCMIR2
                       REGGRP30+8
               .eau
RCMIR3
               .equ
                       REGGRP30+9
                                      ; RC mirrored less MSB
                                      ; Trinary Roll Code REG's
trc15
               .equ
                       r0
                                      ; Trinary Roll Code REG's
trc16
               .equ
                      rl
                       r2
                                      ; Trinary Roll Code REG's
trc17
               .equ
trc18
                      r3
                                      ; Trinary Roll Code REG's MSB
               ..equ
                                      ; sync pulse frame0
; spare
trc19
               .equ
                      . r4
sync0
              ·.equ
                       r5
                                     ; RC mirrored less LSB
rcmir0
               .equ
                       r6
                       r7
                                     ; RC mirrored less
rcmirl
               .equ
rcmir2
               .equ
                       r8
                                    ; RC mirrored less
                                      ; RC mirrored less MSB
rcmir3
                       r9
               .equ
; GENERAL PURPOSE REGISTER GROUP 40H-4FH
REGGRP40 .equ 40H ;
XMTREG .equ REGGRP40 ;
LPCTR .equ REGGRP40+1 ;
              .equ REGGRP40+2
XR00
             _ .equ
XMTREG1
                      REGGRP40+3
             .equ
ACODEPTR
                       REGGRP40+4
              .equ
MTFLAG
                      REGGRP40+5
DIVBY10
                      REGGRP40+6
TRCPTR.
                      REGGRP40+7
              .equ
TEMPH
               .equ:
                      REGGRP40+8
                                      ;ee
TEMPL
               .equ
                      REGGRP40+9
                                      ;ee
              .equ
                       REGGRP40+10
                                      :ee
MTEMPH
                      REGGRP40+11
               .equ
                                      ;memory tem eeprom
                                     memory tem eeprom
memory tem eerom
serial data to/from eeprom
                       REGGRP40+12
              .equ
MTEMPL
MTEMP
               .equ
                      REGGRP40+13
SERIAL
                      REGGRP40+14
               .equ
ADDRESS
               .equ
                      REGGRP40+15
                                      ;eeprom address
                      . r0
xmtreg
               .equ
lpctr .
                      rl
               .equ
                      r2
xr00
               .equ
                      ·r3
xmtregl
               .equ
acodeptr
               .equ
                      r4
mtflag
               .equ
                       r5
                      r6
divby10 -
               .equ
trcptr
                      r7
               .equ
                      r8
temph
               .equ
templ
               .equ
                      r9
temp
               .equ
                       r10
mtemph
                      r11
               .equ
mtempl
                       r12
               .equ
mtemp
                       r13
               .equ
serial
               .equ
                       r14
address
                      . r15
               .equ
*******
; GENERAL PURPOSE REGISTER GROUP 50H-5FH
********
REGGRP50 .equ 50H
             .equ
ACODEOBM -
                      REGGRP50
ACODE1BM
                      REGGRP50+1
              .equ
```

```
REGGRP50+2
ACODE2BM
                  .equ
ACODE3BM
                          REGGRP50+3
                  .equ
                  .equ
                           REGGRP50+4
ACODE 4BM
                          REGGRP50+5
ACODE 5BM
                  .equ
                  .equ
                           REGGRP50+6
ACODE 6BM
                           REGGRP50+7
ACODE 7BM
                  .equ
                           REGGRP50+8
                  .equ
ACODE 8BM
ACODE 9BM
                  .equ
                           REGGRP50+9
                           REGGRP50+10
ACODE 10BM
                  .equ
ACODE11BM
                           REGGRP50+11
                  .equ
                           REGGRP50+12
ACODE12BM
                  .equ
                           REGGRP50+13
ACODE13BM
                  .equ.
                           REGGRP50+14
ACODE 14BM
                  .equ
ACODE 15BM
                  .equ
                           REGGRP50+15
acode0bm
                  .equ
                           r0
acode1bm
                  .equ
                           rl
                           r2
acode2bm
                  .equ
acode3bm
                  .equ
                           r3
                           r4
acode4bm
                  .equ
acode5bm
                  .equ
                           r5
acode6bm
                  .equ
                           r6
                           r7
acode7bm
                  .equ
                           r8
acode8bm
                  .equ
                  .equ
                           r9
acode9bm
                           r10
acode10bm
                  .equ
                  .equ
                           r11
acode11bm
acode12bm
                  .equ
                           r12
                  .equ
                           r13
acode13bm
acode14bm
                  ..equ
                           r14
                           r15
acode15bm
                  .equ
  GENERAL PURPOSE REGISTER GROUP 60H-6FH
 *****
REGGRP 60
                           60H
                  .equ
                           REGGRP 60
ACODE 16BM
                  .equ
                           REGGRP 60+1
ACODE 17BM
                  .equ
                           REGGRP 60+2
ACODE 18BM
                  .equ
                           REGGRP 60+3
ACODE 19BM
                  .equ.
                           REGGRP 60+4
RSFLAG
                  .equ
                           REGGRP 60+5
XMTFLAG
                  .equ
AC19
                  .equ
                           REGGRP 60+6
                           REGGRP 60+7
RCP
                  .equ
LPCNTRA .
                  .equ
                           REGGRP 60+8
                           REGGRP 60+9
FRMCTRH
                  .equ
FRMCTRL
                  .equ
                           REGGRP60+10
                           REGGRP60+11
                                             ;acode tmp storage
ATMP
                  .equ
                                             ;acode rom.pointerh
;acode_h
                  .equ
                           REGGRP60+12
                                             ;acode rom pointerl
                           REGGRP 60+13
;acode 1
                  .equ
                                             ;counter
LPCTR1
                  .equ
                           REGGRP.60+14
                                             ;acode ram pointer
                           REGGRP 60+15
APTR
                  .equ
                           r0
acode16bm
                  .equ
                           r1
acode17bm
                  .equ
acode18bm
                           r2
                  .equ
                           r3
acode19bm
                  .equ
                           r4
rsflag
                  .equ
xmtflag
                           r5
                  .equ
                           r6
                  .equ
ac19
```

```
rcp
                    .equ
                             r7
 lpcntra
                    .equ
                             r8
 frmctrh
                    .equ
                             r9
 frmctrl
                    .equ
                             r10
                                              ;acode tmp storage
;acode register pair
;acode rom pointer h
 atmp
                             r11
                    .equ
 acode
                    .equ
                            . rr12
 acode h
                    .equ
                             r12
                                                ;acode rom pointer 1
 acode 1
                    .equ
                             r13
 lpctr\overline{1}
                             r14
                    .equ
                                                ;counter
 aptr
                             r15
                                                ;acode ram pointer
                    .equ
  ; MACROS
                    .macro
                    .byte 5fh
                    .endm
 WDH
                    .macro
                    .byte
                             4fh
                    .endm
· FILL
                    .macro
                    .byte
                             0FFh
                    .endm
                             Interrupt Vector Table
                            ноооо.
                    .org
                                              ;IRQ0 P3.2
;IRQ1, P3.3
;IRQ2, P3.1
;IRQ3, S/W generated
;IRQ4, S/W generated
;IRQ5,Timer T1
                    .word
                             000CH
                    .word 000CH .word 000CH -
                           000CH
                    .word
                    .word
                             000CH
                             T1_INT
                   ***********
                    .page
                              000CH
                    .org
 start:
                                                ; disable interrupts for init
 START: .
                                                ; hit WDT
                    Internal RAM Test and Reset All RAM = ?? mS
 INIT:
                  srp
                             #XRGRPF
                                              ;no,point to control group use stack
```

```
ld
                  r15,#4
                                ;r15= pointer (bottom of RAM)
write_again:
             clr
                   @r15
                                 ;write RAM(r5)=0 to memory
                   r15
             inc
                   r15,#7FH
                                 ;top of ram 7F
             cp .
                   ult,write_again
      initialize registers
                   ld
; STACK INITIALIZATION
SETSTACK:
             ld
                  spl, #STACKTOP
                                      ; set the start of the stack
                        *********
; set the prescaler
; set the counter
                   prel, #PRE1_INIT
t1, #T1_INIT
             ld
            `ld
                                       ; turn on the timer
                  tmr, #TMR_START
; PORT INITIALIZATION
*********
            clr P0 ; set port0 lo clr P2 ; set port2 lo
                              ; set port2 lo
; set port3 lo
                   Р3
             clr
                  p3m, #P3M_INIT
p2m, #P2M_INIT
                                   ; set port 3 mode
; set port 2 mode
             ld
             ld
                                      ; set port 1 mode
                  p01m, #P0\overline{1}M_INIT
SETINTERRUPTS:
                  ipr, #IPR INIT ; set the priority for timer
             ld
      ****************
   initialize EEPROM by reading it
; *****************************
            CALL READMEMORY
                                ;settle EE lines
CKBUTTON1:
             CALL
                   CKB1
                   ACODE19BM, AC19
             LD
             LD
                   RCPTR, RCP
```

A-8

```
Get Rolling Code From EEPROM
         EE_ADDRESS 11->RC10B, RC11B, RC12B, RC13B
EE_ADDRESS 13->RC20B, RC21B, RC22B, RC23B
EE_ADDRESS 15->RC30B, RC31B, RC32B, RC33B
                            #REGGRP00
INITPTRS:
                   srp
                  add
                            RCPTR, #3
                                               ; TOP OF RC RAM
                   CP
                            RCPTR, #RC13B
                            nz, CKRC23
                   JR
                   LD
                            ADDRESS, #11
                                               ; EE PTR
                   JR
                            GETRCODE
                            RCPTR, #RC23B
nz, APTR15
CKRC23:
                   CP
                   JR
                   LD
                            ADDRESS, #13
                   JR
                            GETRCODE
APTR15:
                   LD
                            ADDRESS, #15
GETRCODE:
                           lpcntr,#2
                  LD
GETRCODE1:
                   CALL
                            READMEMORY
                   LD
                            @RCPTR, MTEMPH ·
                                               ;HI BYTE
                   DEC
                            RCPTR.
                   LD
                            @RCPTR, MTEMPL
                                               ; LO BYTE
                  DEC
                            RCPTR
                  DEC .
                            ADDRESS
                  DJNZ
                            lpcntr,GETRCODE1
                                                         ; done?
                   INC
         Increment Rolling Code by 3
                  srp
                           · #REGGRP10
                  ADD
                            @rcptr,#3d
                                                      ; Add 3 to Rolling Code
                  LD
                            bitptr, #3d
INCRNEXT:
                  INC
                            rcptr
                  ADC
                            @rcptr,#0
                            bitptr, INCRNEXT
        Store updated Rolling Code in EEPROM
                  CALL
                                               ; SAME BUTTON STILL
                            CKB1
                  CP
                            ACODE19BM, AC19 ; PRESSED?
                   jр
                            nz, SCHTOPP
                            #REGGRP60
                  srp
                            ADDRESS, #2
                  ADD
                                               ; START EEPROM ADDRESS
SAVRCODE:
                  LD
                            lpcntra, #2
SAVRCODE1:
                  LD
                            MTEMPH, @RCPTR
                                               ;hi byte
                  DEC
                            MTEMPL, @RCPTR
                  LD
                                               ;lo byte
                  CALL
                            WRITEMEMORY
                  DEC
                            RCPTR
                            ADDRESS
                  DEC
                            lpcntra, SAVRCODE1
                  DJNZ
                  INC
                            RCPTR
```

```
get ACODEOBM-ACODE18BM from eeprom
                        #REGGRP40
                srp
                                              ;highest eeprom addr
;highest acode ram addr
                ld
                        address,#9
                ld
                        acodeptr, #ACODE18BM
GETACODE:
                CALL
                        READMEMORY
                ld
                      @acodeptr,mtemph
                                                ;hi byte
                DEC
                       acodeptr
                        acodeptr, #4Fh
                                               ;4fh? done?
                CD.
                JR
                        z, ACODONE
                ld
                       @acodeptr,mtempl
                DEC
                        address
                djnz
                        acodeptr, GETACODE
ACODONE:
    **********
       Mirror RCX0,1,2,3 into RCMIR0,1,2,3 and zero MSB
                       #REGGRP10
                srp
                ld .
                        codeptr, #RCMIR3
                                               RCMIR3 FIRST
                                               ; set bit counter to 7 ; shift RC into carry
NBYTE:
                ld
                        bitptr,#08d
SHIFT:
                RL
                        @rcptr
                RRC
                                                ; shift carry into mirror
                        @codeptr
                DJNZ.
                       bitptr,SHIFT
                CP
                                               ; if RCMIR3 then
                        codeptr, #RCMIR3
                JR
                        nz, NOTRC3
                     RCMIR3, #01111111b
                AND
                                              ; set bit 7 RCMIR3 to 0
NOTRC3:
                DEC
                                                ;next rcmir
                       codeptr
                INC
                        rcptr
                CP
                        codeptr, #35H
                JR
                        nz, NBYTE
                sub
                        rcptr, #4
        Trinary conversion & store in TRC0-TRC19
                        #REGGRP00
                srp
                                       ;set reg pntr
                                        ; ZERO OUT TRC PREVIOUS TRINARY #'s
                T.D
                        lpcntr, #36H
ZAGN:
                DEC
                        lpcntr
                CLR
                      . @lpcntr
                CP
                        lpcntr, #20H
                        nz, ZAGN
                JR
                LD
                        TRCXX, #TRC19
                        RCPTR, #20
                LD
CALCTRNY:
                CP
                        RCPTR, #01
                                        ; calc trinary number
                        z,X3XX1
                JR
                CALL
                        ENTR3
                CP
                        RCPTR, #02
                                        ;=2?
                JR
                        z, TRICONVXX
                SUB
                        RCPTR, #2
                LD
                        tcntr, RCPTR
                ADD
                        RCPTR, #2
```

```
ENTR3A
                 CALL
                         AD3XX
                                          ;add to itself
ADDAGN:
                 CALL
                 CALL
                         AD3XX
                 CALL
                         XFER
                                          ;TCNTR=0?
                 DJNZ
                         tcntr, ADDAGN
                         TRICONVXX
                 JR
X3XX1:
                 LD
                         x3xabcd, #01h
                 clr
                         x3xabcd1
                 clr
                         x3xabcd2
                         x3xabcd3
                 clr
TRICONVXX:
                 SBC
                         RCMIRO, x3xabcd
                 SBC
                         RCMIR1, x3xabcd1
                 SBC
                         RCMIR2, x3xabcd2
                 SBC
                         RCMIR3, x3xabcd3
                         C, ADDXXBK
                 JR
INCTRCXX:
                 INC
                         @TRCXX
                         TRICONVXX
                 JR
ADDXXBK:
                 CCF
                         lpcntr,x3xabcd
                 LD
                 ADC
                         RCMIRO, lpcntr
                         lpcntr, x3xabcd1
                 LD ·
                 ADC
                         RCMIR1, lpcntr
                         lpcntr,x3xabcd2
                 LD
                 ADC
                         RCMIR2, lpcntr
                         lpcntr,x3xabcd3
RCMIR3,lpcntr
                 LD
                 ADC
                                          ; next lower power of 3
                 DEC
                         RCPTR
                                          ; done with TRC00-TRC19 ?
                 DEC
                         TRCXX
                                          ; sync bit position?
                 CP
                         TRCXX, #SYNC1
                 JR
                         nz, NXCP
                 DEC
                        TRCXX
                                          ;yes
;no
                         TRCXX, #1FH
NXCP:
                 CP
                         nz, CALCTRNY
        Transmit initialization
         initialize RSFLAG
                                                ;DATA IN LO?
                          RS232IP, #RS232IM
                 tm
                 JR
                          z, disrscall
                                                   ;set rs232 call enable flag
                          RSFLAG, #0FFh
                 ld
disrscall:
                                                    ;set reg pntr
                          #REGGRP40
                 srp
                                                    ; INITIALIZE SYNC1
                          SYNC1, #02H
                 LD
                          acodeptr, #ACODE0BM-1
                                                   ;initialize
                 LD
                          trcptr, #SYNC0
                                                    ; for xmt
                 LD
                          BITPTR, #0ffH
                 LD
                          CODEPTR, #SYNCO
                 LD
                 LD
                          xmtreg, SYNCO
                                                    ;04H INIT FRAME COUNTER H
                          FRMCTRH, #02H
                 LD
                                                   ; OBH INIT FRAME COUNTER L
                          FRMCTRL, #0A0H
                 LD
```

```
;address for RS232 xfer ;turn off RS232 output
                clr
                       address
                LD
                         RS232DOCOUNT, #11D
                         RS232DICOUNT, #0FFH
                                                  ;turn off RS232 input
                LD
                                                 ;incoming data present ;turn off rs232 command
                         RSCOMMAND, #0FFH
                LD
                clr
                         mtflag
                                                  ;initialize mtflag
        Wait for transmit INT
                         IMR, #TIMER_ON_IMR
                                                  ; INT Mask enable
                LD
                                                  ;enable INT
                *******RS-232 Routine************
                         RSCOMMAND, #0FFH ; RS232 DATA IN ?
RSDATRDY:
                CP
                JR
                         Z, XMTMTL
                CP
                         mtflag,#0
                 jr
                         z, RCVMTH
                      mtempl,RS232DI ;input mtempl RSCOMMAND,#0FFH
RCVMTL:
                 LD
                ld
                 clr
                         mtflag ·
                                          ;reset mtflag
                                          ;write mtempl to EEprom
;read mtempl from EEprom
                call
                         WRITEMEMORY
                 call
                         READMEMORY
                         RS232DO, mtemph ;rs232 echo back
XMTMTH:
                 ld
                 ld
                         RSSTART, #0FFH
                                         ;mtemph
                         RS232DOCOUNT
                 clr
                                        ;set flag
                 ld
                        .XMTFLAG, #OFFh
                 inc
                         address
                 ср
                         address, #16D
                         nz,XMTMTL
                 jr
                                        .; set address to 0
                         address
                 clr
                         XMTMTL
                 jr
                 ĺd
RCVMTH:
                         mtemph, RS232DI ; mtemph
                         RSCOMMAND, #OFFH.
                 ld
                 ld
                         mtflag, #OFFH
                                          ;ck for xmt first byte
XMTMTL:
                         XMTFLAG, #0FFh
                 ср
                         nz, CKSWS
                 jr
                         RS232DOCOUNT, #11D; test for output done
                 СР
                 jr
                         nz, CKSWS
                         RS232DO, mtempl ; echo back mtempl
                 ld
                         RSSTART, #0FFH
                 ld
                         XMTFLAG
                                          ;FRAME CTR = 0?
CKSWS:
                         FRMCTRH, #0
                 CP
                 JR
                         nz, LOOP
                         FRMCTRL, #0
                 ср
                 JR
                         nz, LOOP
SCHTOPP:
                 STOP
       *********
        TIMER 1 INTERRUPT ROUTINE
     ******
                CALL
T1 INT:
                         CKB1
                 ΕI
                                          ;enable interrupt
                         RSFLAG, #0FFh
                                          ;RS232 CALL ENABLE FLAG
                 CP
                 JR
                         nz, BEGINT
```

```
call
                           RS232
                                              ;RS232 I/O
                           RP
                  push
                                              ;?
                 INT pulse on P26****
                           P2,#0100000B
                  OR
                                              ;set P26 hi
                  NOP
                  AND
                           P2, #10111111b
                                              ;set P26 lo
                  RAME 0 sync pulse on P26*
CP LPCNTR,#00H ;
                                              ;testing frame sync pulse
;testing frame sync pulse
                  JR
                           nz, NOSYNC
                  OR
                           P2,#01000000B
                                              ; set frame sync pulse hi
                  JR
                           BEGINT
: NOSYNC:
                  AND
                           P2, #10111111b
                                              ;set frame sync pulse lo
                           BITPTR
BEGINT:
                  INC
                                              ;next bit
                  CP
                           LPCNTR, #00
                                              ; LPCNTR 0 ?
                  JR
                           nz, NEXT
                           BITPTR, #00
                  CP
                                              ;BITPTR 0 ?
                  JR
                           nz, NEXT
                           FRMCTRL, #1
                                              ; DECREMENT FRAME COUNTER
                  SUB
                  SBC
                           FRMCTRH, #0
NEXT:
                  CALL
                           TMX
                                              ;XMT next bit
                  CP
                           LPCTR, #45
                                              ;nibble 45?
                  JR
                           nz, CKBP5
                           BITPTR, #1
CKBP3:
                  CP
                  JR
                           z,BP00
                  IRET
CKBP5:
                  CP
                           BITPTR, #03h
                  JR
                           z, BP00
                  IRET
BP00:
                  LD
                           BITPTR, #OFFH
                                              ;reset bit pointer
                  INC
                           LPCNTR
                                              ;increment nibble pointer
CK2145:
                  CР
                                              ;1pcntr>20?
                           LPCNTR, #21
                  JR
                           mi, CK6790
                                              ;no
LP46:
                  CP
                           LPCNTR, #46
                                              ;yes,lpcntr<46
                  JR
                           pl, CK6790
XMR00:
                  LD
                           xmtreg, #3
                                              ; yes
                  IRET
CK6790:
                  CP
                           LPCNTR, #67
                                              ;no
                  JR
                           mi,LP91
                  CP
                           LPCNTR, #91
                  JR
                           mi,XMR00
LP91:
                  CP
                           LPCNTR, #91-
                                              ; LPCNTR=91?
                  JR
                           z, LPCTR00
LPCTROORET:
                  TM
                           LPCNTR, #00000001b
                                                       :LPCNTR bit0=0?
                  JR
                           nz, INCACODE
                  DEC
                           trcptr
                                              ;no
                           CODEPTR, trcptr
                  LD
                  LD
                           xmtreg,@CODEPTR
                  IRET
INCACODE:
                  INC
                           acodeptr
                                              ;yes
                  LD
                           CODEPTR, acodeptr
                  LD
                           xmtreg, @CODEPTR
                  IRET
```

```
LPCTR00:
                        LPCNTR
                clr
                LD
                        TRCPTR, #SYNCO
                        acodeptr, #ACODE0BM-1
xmtreg, SYNC0
                LD
                LD
                LD
                        CODEPTR, #SYNCO
                IRET
        ADD TRINARY NUMBER TO ITSELF ROUTINE
                        x3xabcd,x3xtmp ;add to itself
AD3XX:
               . ADD
                ADC
                        x3xabcd1,x3xtmp1
                        x3xabcd2,x3xtmp2
                ADC
                ADC
                        x3xabcd3,x3xtmp3
                ret
                        x3xtmp,x3xabcd
XFER:
                LD
                        x3xtmp1,x3xabcd1
                LD
                LD
                        x3xtmp2,x3xabcd2
                        x3xtmp3,x3xabcd3
                LD
                ret
ENTR3:
                        x3xabcd, #03h
                LD
                        x3xabcd1
                clr
                        x3xabcd2
                clr
                clr
                        x3xabcd3
                ret
                        x3xtmp, #03h
ENTR3A:
                LD
                        x3xtmp1
                clr
                clr
                        x3xtmp2
                clr
                        x3xtmp3
                ret
        TRANSMIT ROUTINE
                        XMTREG, #3
                                                 ;BLANK TIME?
XMT:
                CP
                                                ;yes
                JR
                         z, SBOLO
                                                 ;force trinary
                CP
                        XMTREG, #2
                . JR
                        ule,XMM
                                                 ; TWO
                         XMTREG, #2
                ld
                                                 ;no,get xmt code
                LD
                         XMTREG1, XMTREG
XMM:
                                                .;compliment
                         XMTREG1
                COM
                         XMTREG1, #00000011b
                                                 ;mask 2 LSB
                AND
                                                 ; compare bitptr to xmtreg
                         XMTREG1, BITPTR
                CP
                         le,SBOHI
                 JR
                         PO, #11111110b
                                                ;set P00 lo
SBOLO:
                 AND
                RET
                                                 ;set P00 hi
                         PO,#0000001b
                 OR
SBOHI:
                 RET
; WRITE WORD TO MEMORY
; ADDRESS IS SET IN REG ADDRESS
 ; DATA IS IN REG MTEMPH AND MTEMPL
 ; RETURN ADDRESS IS UNCHANGED
 ******
WRITEMEMORY:
                                          ; SAVE THE RP
                 push RP
```

A-14

```
#REGGRP40
                                                  ; set the register pointer
                  srp
                    call
                              STARTB
                                                 ; output the start bit
                              serial, #00110000B ; set byte to enable write
SERIALOUT ; output the byte
csport, #csl ; reset the chip select
STARTB ; output the start bit
                    ld
                    call
                   and
                    call
                              serial,#01000000B ; set the byte for write serial,address ; or in the address
                    lä
                    or
                    call .
                                                            ; output the byte
                              SERIALOUT
                    ld
                             serial, mtemph
                                                            ; set the first byte to write
                              SERIALOUT
                    call
                                                            ; output the byte
                                                            ; set the second byte to writ
                              serial, mtempl
                    call
                              SERIALOUT ; output the byte
ENDWRITE ; wait for the ready status
STARTB ; output the start bit
serial ; set byte to disable write
SERIALOUT ; output the byte
csport, #csl ; reset the chip select
RP ; reset the RP
                    call
                    clr
                    call
                    and
                    pop
                    ret
; READ WORD FROM MEMORY
; ADDRESS IS SET IN REG ADDRESS
; DATA IS RETURNED IN REG MTEMPH AND MTEMPL
; ADDRESS IS UNCHANGED
******
                           CKB1
READMEMORY:
                  CALL
                    push
                             RP
                    srp #REGGRP40
                                                ; set the register pointer
                                                   ; output the start bit
                    call STARTB ; output the start bit
ld serial, #10000000B ; preamble for read
                              serial,address ; or in the address
SERIALOUT ; output the byte
SERIALIN ; read the first byte
mtemph,serial ; save the value in mtemph
SERIALIN ; read teh second byte
mtempl,serial ; save the value in mtempl
csport,#csl ; reset the chip select
                           serial, address
SERIALOUT
SERIALIN
                    or
                    call.
                    call
                    ld
                   call
                    ld
                    and
                              csport, #csl
                    pop
                    ret
; START BIT FOR SERIAL NONVOL
; ALSO SETS DATA DIRECTION AND AND CS
 *************
STARTB:
                              P2M, #P2M INIT ; set port 2 mode forcing output mode
                    and .
                               csport, #csl
                              clkport, #clockl
                                                                        ; start by clearing t
                    and
he bits
                    and
                              dioport, #dol
                                                            ; set the chip select
                    or
                              csport, #csh
                                                        ; set the data out high ; set the clock
                    or
                              dioport,#doh
                              clkport, #clockh
                    or
```

```
; reset the clock low
                        clkport, #clockl
                and
                                                ; set the data low ; return
                and
                        dioport, #dol
                ret
: END OF CODE WRITE
ENDWRITE:
                                               ; set port 2 mode forcing inp
                        P2M, # (P2M INIT+1)
                ld
ut mode data
                                                 ; reset the chip select
                and
                        csport, #csl
                                                 ; delay
                nop
                                                 ; set the chip select
                        csport, #csh
                or
                                                 ; kick the dog
                WDT .
ENDWRITELOOP:
                        LPCNTRA, #1
                ср
                        nz, EWRLP
                jr
                call
                        CKB1
                                                 ; read the port
                        temph, dioport
              ld
EWRLP:
                                                 ; mask
               and
                        temph, #doh
                         z, ENDWRITELOOP ; if the bit is low then loop till we
                jr
 are done
                                              ; reset the chip select
                and
                         csport, #csl
                        P2M, #P2M_INIT ; set port 2 mode forcing output mode
                1d
                ret
 SERIAL OUT
; OUTPUT THE BYTE IN SERIAL
                         P2M, #P2M_INIT ; set port 2 mode forcing output mode
SERIALOUT:
 data
                                                 ; set the count for eight bit
                         templ, #8H
                ld
SERIALOUTLOOP:
                                                 ; get the bit to output into
                         serial
                rlc
the carry
                                                 ; output a zero if no carry
                      nc, ZEROOUT
                 jr
ONEOUT:
                                                 ; set the data out high
                         dioport, #doh
                 or
                                                  ; set the clock high
                         clkport, #clockh
                 or
                                                  ; reset the clock low
; reset the data out low
                         clkport, #clockl
                 and
                         dioport,#dol
                 and
                         templ, SERIALOUTLOOP
                 djnz
                                                  ; loop till done
                                                  ; return
                 ret
ZEROOUT:
                                                  ; reset the data out low
                 and
                         dioport, #dol
                         clkport, #clockh
                                                  ; set the clock high
                 or
                                                  ; reset the clock low
                         clkport, #clockl
                 and
                                                  ; reset the data out low
                         dioport, #dol
                 and
                       templ, SERIALOUTLOOP
                 djnz
                                                  ; loop till done
                                                  ; return
 ; SERIAL IN
  INPUTS A BYTÉ TO SERIAL
SERIALIN:
                                                 ; set port 2 mode forcing inp
                         P2M; # (P2M INIT+1)
                 ld
```

```
ut mode data
                                                   ; set the count for eight bit
                        templ, #8H
                 ld
SERIALINLOOP:
                                                   ; set the clock high
                         clkport, #clockh.
                 or
                                                   ; reset the carry flag
                 rcf
                                                  ; read the port
; mask out the bits
                         temph, dioport
                 ld
                 and
                         temph, #doh
                         z, DONTSET
                 jr ·
                                                   ; set the carry flag
                 scf
DONTSET:
                                                  ; get the bit into the byte
                rlc
                         serial
                         clkport, #clockl
                                                   ; reset the clock low
                 and
                         templ, SERIALINLOOP
                 djnz
                                                   ; loop till done
                                                   ; return
                 ret
        RS232 DATA ROUTINES
         enter rs232 start with word to output in rs232do
                                                   ; one shot
                 clr
RS232OSTART:
                          rsstart .
                                                   ; set the time delay to 3. mS
                 ld
                          rs232odelay, #6d
                                                   ; start with the counter at 0
                          rs232docount
                 clr
                                                   ; clear the output
                          RS2320P, #RS2320C
                 and
                          NORSOUT
                "jr
                                                   ; save the rp
RS232:
                 push
                          rp
                                                   ; set the group pointer
                          #REGGRP10
                 srp
                                                   ; test for the start flag
                          RSSTART, #OFFH
                 ср
                          z,RS232OSTART
                  jr .
RS232OUTPUT:
                                                   ; test for last
                          rs232docount,#11d
                 СĎ
                          nz, RS232R
                 jr
                                                   ; set the output idle
                          RS2320P, #RS2320S
                 or
                 JR
                          NORSOUT
RS232R:
                          rs232odelay, NORSOUT
                                                            ; cycle count time de
                 djnz
lay
                                                            ; set the count for t
                          rs232docount
                  inc
he next cycle
                                                            ; set the carry flag
                 scf
 for stop bits
                                                            ; get the data into t
                          rs232do
                  rrc
he carry
                                                            ; if the bit is high
                          c, RS232SET
                  jr
 then set
                                                            ; clear the output
                          RS2320P, #RS2320C
                  and
                                                    ; find the delay time
                          SETTIME
                  jr
 RS232SET:
                                                            ; set the output
                          RS2320P, #RS2320S
                  or
 SETTIME:
                                                    ; set the data output delay
                  ld
                          rs232odelay, #6d
                          rs232docount, #00000001b; test for odd words
                  tm
                                                            ; if even done
                          z, NORSOUT
                  jr
```

```
ld
                         rs232odelay, #7d
                                                   ; set the delay to 7 for odd
                                                           ; this gives 6.5 *.51
2mS
NORSOUT:
RS232INPUT:
                         rs232dicount, #0FFH
                 ср
                                                           ; test mode
                 jr
                         nz, RECEIVING
                                                           ; if receiving then j
ump
                 tm
                         RS232IP, #RS232IM
                                                           ; test the incoming d
ata for lo start bit
                 jŗ
                         nz, NORSIN
                                                           ; if the line is stil
l idle then skip
                 clr
                         rs232dicount
                                                           ; start at 0
                 ld
                         rs232idelay,#3
                                                             set the delay to mi
RECEIVING:
                 djnz
                         rs232idelay, NORSIN
                                                           ; skip till delay is
up
                 inc
                         rs232dicount .
                                                           ; bit counter
                         rs232dicount, #10d
                 ср
                                                           ; test for last timeo
111
                         z, DIEVEN
                 jr
                         RS232IP, #RS232IM
                 tm
                                                           ; test the incoming d
ata
                 rcf
                                                           ; clear the carry .
                         z, SKIPSETTING
                 jr
                                                   ; if input bit not set skip s
etting carry
                 scf
                                                           ; set the carry
SKIPSETTING:
                         rs232di
                 rrc
                                                           ; save the data into
the memory
                 ld
                         rs232idelay,#6d
                                                            ; set the delay
                 tm
                         rs232dicount, #00000001b; test for odd
                         z, NORSIN
                 jr
                                                           ; if even skip
                         rs232idelay, #7
                 ld
                                                            ; set the delay
                         NORSIN
                 jr
DIEVEN:
                         rs232dicount, #0FFH
                                                          ; turn off the input
till next start
                 ld
                         rscommand, rs232di
                                                           ; save the value
                 clr
                         rsccount
                                                           ; clear the counter
NORSIN:
                 pop
                                                           ; return the rp
                 ret
                        CKB******
CKB1:
                 WDT
                                                   ; HIT WDT
                 tcm
                         P3, #S1
                                                   ;switch 1 pressed?
                         nz, CKB2
                 jр
                 clr
                         AC19
                                          ; ,#S1B39 yes
                         RCP, #RC10B
                 ld
                                                   ;set rcptr sl
                 RET
CKB2:
                         P3, #S2
                                                   ;no, switch 2 pressed?
                 tcm
                         nz, CKB3
                 jр
                         AC19, #S2B39
                 ld
                                          ;yes
                         RCP, #RC20B
                 ld
                                                   ;set rcptr s2
                 RET .
CKB3:
                         P3, #S3
                                                   ;no, switch 3 pressed?
                 tcm
```

```
nz,HELL
AC19,#S3B39
RCP,#RC30B
                         jp
ld
                                                                ;yes
                                                                             ;set rcptr s3
                         ld
                         RET
HELL:
                        NOP
                         jr
STOP
                                      CKB1
                         FILL
FILL
                         FILL
FILL
FILL
                         FILL
FILL
                         FILL
                         FILL
                         FILL
FILL
FILL
FILL
                         FILL
                         FILL
.end
```

; T0 SET TO 2uS clear each edge if timer extension times out then clear radio ; T1 set to 1uS for 256 uS roll to turn on the interrupts and to generate the 1 mS

D:: 0=	5			•
Bit 35	Bit 37	Bit 39	ID_BIT	. Type
0	0	Add In	0 .	Normal CMD
0	1	Add in	1	Touch code
0	2	Add In .	2	Security
1	· 0 .	Add In	3	IR Protector
1	1	Key ID	4	Wall control
1	2	Key ID	5	Up Down CMD
2	0	Key ID	6	Up Down Stop
2	1	Don't learn	7	Open Door Indicator
2 .	2	Don't learn	8	Aux Function

NON-VOL MEMORY MAP

00	A 1	· RA1	RADIOP5	
01	A1	RA1	RADIO1P5	
02	A2	RC1	COUNTP5	
03	A2	RC1	COUNT1P5	
04	A3	RA2		
05	A 3	RA2		
06	A4	RC2		•
07	A4	RC2		•
08	A5	RA3		
09	A5	RA3		
0A '	A6	RC3		
0B	A6	RC3		
OC.	A 7	RA4		
0D	A 7	RA4		
0E	A8	RC4		
0F	A 8	RC4		
10	A9	RA5	· "	
11	A 9	RA5		
12	A10	RC5		
13	A10	RC5		
14	A11	RA6		
15	A11	RA6	•	
16	A12	RC6		
17	A12	RC6	•	
18	В	RA7		
19	В	RA7		
1A	C	RC7		
1B	C	RC7		
10			TER 1ST 16 BITS	
1D			TER 2ND 16 BITS	
1E		TION FL		
1F			DDRESS LAST WRITTE	N
	• 0XXXX		ABC CODES	
	1XXXX	XXX	D CODES	

20-2F OPERATION BACK TRACK

30-3F FORCE BACK TRACE

	•		
; EQUATE ST	TATEME	 NTS	·
;			·
		•	
check_sum_value	.equ	0A2H	•
TIMER_0	.equ	10H	
TIMER_O_EN	.equ	03H	
TIMER_1_EN	.equ	0CH	
P01M_INIT	.equ	00000100B	; set mode p00-p03 out
P2M_INIT	.equ	00100100B	, cot mode poo poo out
P3M_INIT	.equ	00000011B	; set port3 p30-p33 ANALOG input
P01S_INIT	.equ	0000000B	i set pette pee pee ATTALOG IIIpu
P2S_INIT		00100110B	
P3S_INIT		0000000B	
;			
PERIODS	•	•	
,			*
MONOPER	.equ	38D	; MONOSTABLE PERIOD *4mS
RTOPERIOD	.equ		; period *4mS => min 4* period
	•		, period mio => min 4 period
;	·		
; INTERRUPT	S		*
ALL_ON_IMR	.equ	00111001b	; turn on int for radio
RETURN_IMR	.equ	00111001b	; return on the IMR
. **			
****************	*********	***************	**********
; Counter group	********	**************	
		,	
CounterGroup	.equ	00	; counter group
LastM1Match	.equ	05H	; last match 1 delay location
LastMatch	.equ	06H	; last matching code address
LoopCount	.equ	07H	; loop counter
CounterA	.equ	08H	; counter translation MSB
CounterB	.equ	09H	;
CounterC	.equ	OAH	•
CounterD	.e q u	OBH ·	; counter translation LSB
MirrorA -	.equ	0CH	; back translation MSB
MirrorB	. q u	ODH	;
MirrorC =	. qu	0EH	;
MirrorD	.equ	0FH	; back translation LSB

loopcount	.equ	r7 `
countera	.equ	r8
counterb	.equ	r9
counterc	.equ	r10
counterd	.equ	r11
mirrora	.equ	r12
mirrorb	.equ	r13
mirrorc	.equ	r14
mirrord	.equ	r15
•	7. 4	•

LEARN MODE SWITCHES AND ERASE

,			********
LearnModeGroup SW_B CmdSwitch LearnDebounce LearnTimer SkipRadio ClearCount EraseTimer BIT13 BIT1P5 ID_B LASTBIT PAST_MATCH Mono RadioTimeOut SwitchSkip	equ equ equ equ equ equ equ equ equ equ	10H LearnModeGroup LearnModeGroup+1 LearnModeGroup+2 LearnModeGroup+3 LearnModeGroup+4 LearnModeGroup+5 LearnModeGroup+6 LearnModeGroup+7 LearnModeGroup+8 LearnModeGroup+9 LearnModeGroup+10 LearnModeGroup+11 LearnModeGroup+13 LearnModeGroup+14 LearnModeGroup+15	command switch learn switch debouncer learn timer flag to skip the radio read erase timer radio time out
cmdswitch learndb learnt skipradio eraset	.equ .equ .equ .equ .equ	r1 r2 r3 r4 r6	;
rto mono	.equ	r14	

LEARN EE GROUP FOR LOOPS ECT

,			*********
LearnEeGroup	.equ	20H	:
TempH	.equ	LearnEeGroup	
TempL	.equ	LearnEeGroup+1	
Temp	.equ	LearnEeGroup+2	•
COUNT1P5H	.equ	LearnEeGroup+3	; counter value memory
COUNT1P5L	upe.	LearnEeGroup+4	; counter value memory
CMP	.equ	LearnEeGroup+5	-10-
MTempH	.equ	LearnEeGroup+6	; memory temp
MTempL	.equ	LearnEeGroup+7	; memory temp
MTemp-	.equ	LearnEeGroup+8	; memory temp
Serial	.equ	LearnEeGroup+9	; serial data to and from nonvol memory
Addr ss	.equ	LearnEeGroup+10	; address for the serial nonvol m mory
T0Ext	.equ	LearnEeGroup+11	; timer 0 extend dec every T0 int
T4MS	.equ	LearnEeGroup+12	; 4 mS counter

T125MS	.equ	LearnEeGroup+13	; 125mS counter
COUNTP5H	.equ	LearnEeGroup+14	; counter value memory
COUNTP5L	.equ	LearnEeGroup+15	; counter value memory
temph templ temp cmp mtemph mtempl mtemp serial address t0ext t4ms t125ms	.equ .equ .equ .equ .equ .equ .equ .equ	r0 r1 r2 r5 r6 r7 r8 r9 r10 r11 r12 r13	; memory temp ; memory temp ; memory temp ; serial data to and from nonvol memory ; address for the serial nonvol memory ; timer 0 extend dec every T0 int ; 4 mS counter ; 125mS counter

RADIO GROUP

**************	**********	*****************	*****
RadioGroup	.equ	30H	•
RTemp	.equ	RadioGroup	; radio temp storage
RTempH	.equ	RadioGroup+1	; radio temp storage high
RTempL	equ.	RadioGroup+2	; radio temp storage low
RTimeAH	.equ	RadioGroup+3	; radio active time high byte
RTimeAL	.equ	RadioGroup+4	; radio active time low byte
RTimeIH	.equ	RadioGroup+5	; radio inactive time high byte
RTimeIL	.equ	RadioGroup+6	; radio inactive time low byte
RadioP5H	.equ	RadioGroup+7	; .5 code storage
RadioP5L	.equ	RadioGroup+8	; .5 code storage
PointerH	.equ	RadioGroup+9	;
PointerL	.equ	RadioGroup+10	
AddValueH	equ	RadioGroup+11	
AddValueL	.equ	RadioGroup+12	
RadioC	.equ	RadioGroup+13	; radio word count
Radio1P5H	.equ	RadioGroup+14	; 1.5 code storage
Radio1P5L	.equ	RadioGroup+15	; 1.5 code storage
rtemp	.equ	rO .	; radio temp storage
rtemph	.equ	r1 .	; radio temp storage high
rtempl	.equ	r2	; radio temp storage low
rtimeah .	.equ	r3 .	; radio active time high byte
rtimeal	.equ	r4	; radio active time low byte
rtimeih	.equ	r5 ·	; radio inactive time high byte
rtimeil	.equ	r6	; radio inactive time low byte
radiop5h	.equ	r7	; radio .5 code storage
radiop5l	.equ	r8 .	; radio .5 code storage
pointerh	.equ	r9	:
pointerl	.equ	r10 .	:
addvalueh	.equ	r11	
addvaluel	.equ	r12	:
radioc	.equ	r13	; radio word count
radio1p5h	. qu	r14	; radio 1.5 code storage
radio1p5l	.egu	r15	; radio 1.5 code storage
-			, and the bodo otorage

Check sum group with past radio data CheckGroup. .equ 40H check sum .equ rO . ; check sum pointer rom_data .equ n test adr hi .equ **r**2 test_adr_lo .ėqu rЗ rflag .equ **r4** test_adr .equ rr2 pradioa .equ r6 pradiob r7 .equ pradioc r8 .equ pradiod .equ **r**9 pradioe .equ 110 pradiof .equ r11 pradiog .equ r12 pradioh .equ r13 Check_Sum CheckGroup+0 .equ ; check sum reg for por Rom_Data .equ CheckGroup+1 ; data read **RFlag** .equ CheckGroup+4 ; radio flags RInFilter .equ CheckGroup+5 ; radio input filter **PRadioA** .equ CheckGroup+6 ; past recieved value **PRadioB** .equ CheckGroup+7 ; past recieved value **PRadioC** .equ CheckGroup+8 ; past recieved value **PRadioD** .equ CheckGroup+9 ; past recieved value **PRadioE** .equ CheckGroup+0AH ; past recieved value **PRadioF** .equ CheckGroup+0BH ; past recieved value **PRadioG** .equ CheckGroup+0CH ; past recieved value **PRadioH** .equ CheckGroup+0DH ; past recieved value Timer group with rs232 data TimerGroup 50H .equ rs232do .equ r5 rs232di .equ r6 rscommand .equ **r**7 rs232docount .equ r8 rs232dicount .equ г9 rs232odelay .equ 110 rs232idelay .equ 111 rs232ccount .equ r12 rs232page **r13** .equ rsccount .equ **114** rsstart .equ 115 RADIO_CMD .equ TimerGroup+0H

TimerGroup+2H

TimerGroup+3H

TimerGroup+4H

TaskSwitch

SysDisable

ADD2

. qu

.equ

.equ

; radio command

; system disable timer

```
RS232DO
                         .equ
                                 TimerGroup+5
 RS232DI
                         .equ
                                 TimerGroup+6
 RSCommand
                         .equ
                                TimerGroup+7
 RS232DoCount
                         .equ
                                TimerGroup+8
 RS232DiCount
                         .equ
                                TimerGroup+9
 RS232ODelay
                         .equ
                                TimerGroup+10
 RS232IDelay
                         .equ
                                TimerGroup+11
 RS232CCount
                         .equ
                                TimerGroup+12
 RS232Page
                        .equ
                                TimerGroup+13
 RSCount
                        .equ
                                TimerGroup+14
                                                       ; rs232 byte counter
 RSStart
                                TimerGroup+15
                        .equ
                                                       ; rs232 start flag
 TestVal
                        .equ
                                TimerGroup+16
                                                       ; test value
 STACKTOP
                        .equ
                                127D
                                                       ; start of the stack
 STACKEND
                                060H
                        .equ
                                                       ; end of the stack
RS2320S
                        .equ
                                00000100B
                                                       RS232 output bit set
RS2320C
                        .equ
                                11111011B
                                                        RS232 output bit clear
RS2320P
                                P0
                        .equ
                                                        RS232 output port
RS232IP
                        .equ
                                P3
                                                        RS232 input port
RS232IM -
                        .equ
                                00000010B
                                                        RS232 mask
csh
                        .equ
                                00000001B
                                                       ; chip select high for the 93c46
csl
                        .equ
                                11111110B
                                                       ; chip select low for 93c46
clockh
                        .equ
                                00000010B
                                                       ; clock high for 93c46
clockt
                        .equ
                               11111101B
                                                       ; clock low for 93c46
doh
                        .equ
                               00000001B
                                                       ; data out high for 93c46
dol.
                        .equ
                               11111110B
                                                       ; data out low for 93c46
csport
                        .equ
                               P<sub>0</sub>
                                                       ; chip select port
dioport
                        .equ
                               P2
                                                       ; data i/o port
clkport
                       .equ
                               P0
                                                       ; clock port
WDT
                       .macro
                       .byte
                               5<sub>fh</sub>
                       .endm
WDH
                       .macro
                       .byte
                               4fh
                       .endm
Fill .
                       .macro
                       .byte
                               OFFH
                       .endm
              Interrupt Vector Table
               .org
                      0000H
```

:IRQ0 P3.2 n

;IRQ1, P3.3

;IRQ2, P3.1

.word

.word

.word

RadioNegInt

000CH

000CH

```
RadioPosInt
                        .word
                                                      ;IRQ3, F3.2 p FOR EMULATION
                                                      ; USE P3.0 FROM 28 PIN
                        .word
                                TimerZeroInt
                                                      ;IRQ4, T0
                        .word
                                TimerOneInt
                                                      ;IRQ5, T1
                        .page
                 .orgi
                        000CH
   WATCHDOG INITILIZATION
 start:
 START:
                                                      ; turn off the interrupt for init
                WDH
                WDT
                                                      ; kick the dog
           Internal RAM Test and Reset All RAM =
                srp
                       #0F0h
                                                     ; point to control group use stack
                ld
                       r15,#4
                                                     ;r15= pointer (minimum of RAM)
 write_again:
                WDT
                                                     ; KICK THE DOG
                ld
                       r14,#1
 write_again1:
                ld
                       @r15,r14
                                                     ;write 1,2,4,8,10,20,40,80
                ср
                       r14,@r15
                                                     then compare
               jr
                       ne,system_error
               rl
                       r14
                       nc,write_again1
               clr
                       @r15.
                                                     ;write RAM(r5)=0 to memory
               inc
                       r15
               ср
                       r15,#7FH
                       ult,write_again
               Checksum Test
CheckSumTest:
               srp
                      #CheckGroup
               lď
                      test_adr_hi,#07H
               ld
                      test_adr_lo,#0FFH
                                                     ;maximum address=fffh
add_sum:
              WDT
                                                     ; KICK THE DOG
              ldc
                      rom_data,@test_adr
                                                     read ROM code one by one
              add
                      check_sum,rom_data
                                                    ;add it to checksum register
              decw
                      test_adr
                                                    increment ROM address;
              jr
                      nz,add_sum
                                                    ;address=0?
                      check_sum,#check_sum_value
              ср
                      system_ok
              jr
```

;check final checksum = 00 ?

; turn on the LED to indicate fault

jr

and

system_error:

z,system_ok

P2,#11011101B

```
lď
                       P2M, #P2M INIT
                                                      ; turn on the LED to indicate fault
               jr .
                       system_error
               .byte
                       256-check_sum value
system ok:
               WDT
                                                      ; kick the dog
               srp
                       #LearnModeGroup
                                                      ; set the group
               ld
                       eraset.#0FFH
                                                      ; set the erase timer
                       CmdSwitch,#0FFH
               ld
                                                      ; set the switch debouncer
               ld
                       learnt,#0FFH
                                                      ; set the learn timer
                       learndb,#0FFh
               ld
                                                      set the learn debounce
               ld
                       RSCommand,#0FFH
                                                      ; turn off the rs232 command
                       RS232DoCount.#11D
                                                      ; turn off the rs232 output
SetStack:
              clr
                      254
                      255,#STACKTOP
              ld
                                                     ; set the start of the stack
TIMER INITILIZATION
                      PRE0,#00001001B
              Id
                                                     ; set the prescaler to / 2 for 8Mhz
              ld
                      PRE1,#00000111B
                                                     ; set the prescaler to / 1 for 8Mhz
              cir
                      TO
                                                   ; set the counter to count FF through 0
              clr
                                                     ; set the counter to count FF through 0
              ld
                      TMR,#00001111B
                                                     ; turn on the timers and load
PORT INITILIZATION
              ld
                      P0,#P01S INIT
                                                     ; RESET all ports
              ld
                      P2,#P2S_INIT
              ld
                     P3,#P3S INIT
              ld
                     P01M, #P01M INIT
                                                    ; set mode
              ld
                     P3M,#P3M_INIT
                                                    ; set port3 p30-p33 input analog mode
              ld
                     P2M, #P2M_INIT+1
                                                    ; set port 2 mode
MEMORY INITILIZATION
              ld
                     Address,#3EH
                                                    ; set non vol address to UNUSED
                     ReadMemory
              call
                                                    ; read the value to INIT
```

INITERRUPT INITILIZATION SetInterrupts: ld IPR,#0000001B ; set the priority to timer ld . . IMR, #ALL ON IMR ; turn on the interrupt clr ; CLEAR IRQ'S MAIN LOOP MainLoop: ; enable interrupt and P2.#01111111b ; turn off the flag WDT ; kick the dog ld P01M, #P01M INIT : set mode P3M, #P3M INIT lđ ; set port3 p30-p33 input analog mode P2M, #P2M_INIT+1 ld ; set port 2 mode: **LEARN** call ; do the learn switch TestRS232: srp #TimerGroup rsstart,#0FFH ср ; test for starting a transmission z,skiprs232 ; if starting a trans skip jr rscommand,#0FFH test for the off mode ср z,skiprs232 jr rs232docount,#11d ; test for output done ср jr nz, skiprs 232 ; if not the skip ср rscommand,#30H ; test for switch data jr nz,TEST34 rs232do ; clear the data LearnDebounce,#0FFH ; test switch one ср nz,SW1OUT jr rs232do,#00000001B ; set the marking bit or :SW1OUT: CmdSwitch,#0FFH ; test switch 2 СР nz,SW2OUT jr rs232do,#00000010B ; set the marking bit OL :SW2OUT: LearnTimer,#0FFH ф ; test for learn 1 jr nz,L10UT rs232do,#00001000B ; set the marking bit or ;L1OUT: VacSwOpen⁻ jr TEST34: rscommand,#34H ; test for page 0 nz,TEST35 jr ld rs232page,#00H RS232PageOUT jr TEST35: rscommand,#35H ; test for page 1 ср

nz,TEST38

	ld	rs232page,#10H	;
RS232PageOl	UT:	•	
nozozi ageo	ld	SkipRadio,#0FFH	; set the skip radio flag
•	dec	SwitchSkip	; turn off the switch testing for port
		•	; direction control
	ld,	Address,rsccount	; find the address
•	rcf	Addroop .	
	rrc or	Address Address,rs232page	
	call	ReadMemory	, ; read the data
	ld.	rs232do,MTempH	, read the data
	tm	rsccount,#01H	; test which byte
•	jr	z,RPBYTE	
,	ld	rs232do,MTempL	
RPBYTE:			
	сp	rsccount,#1FH	; test for the end
LASTRPM:	jp	nz,STARTOUT	· · · · · · · · · · · · · · · · · · ·
VacSwOpen:	cir	rsccount	; reset the counter
vacowopen.	dec	rsstart	; set the start flag
•	ld	rscommand,#0FFH	; turn off command
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	; return
skiprs232:			
	jp	SKIPRS232	*
		,	
TEST38:		, , , , , , , , , , , , , , , , , , ,	
	ср	rscommand,#38H	; test memory
	jr Id	nz,SKIPRS232 rs232do,#0FFH	; flag set to error to start
	srp	#LearnEeGroup	, hay set to entor to start
	dec	SwitchSkip	; skip testing the switches
	ld	SkipRadio,#0FFH	; set the skip radio flag
•	ld	mtemph,#0FFH	; set the data to write
	call	WRITEALL	; write all the words
	call	TESTALL	; test all memory
-	ld coll	mtemph,#000H	; set the data to write
	call call	WRITEALL TESTALL	; write all memory ; test for the data retension
CLEARALL:	Call	TESTALL	, test for the data retension
OLL/WILL.	call	CLEARCODES	; reset the memory for code
	clr	RS232DO	; flag all ok
MEMORYERR	OR:		
	ld	RSCommand,#0FFH	; turn off command
STARTOUT:			
	inc	rsccount	; set to the next address
	dec	RSStart	; set the start flag
SKIPRS232:			
SKIF HOZOZ.	clr	SwitchSkip	; clear the skip switches flag
•	cir	SkipRadio	; clear the skip radio flag
_ .		-	,
	srp	#LearnModeGroup	;
	•	•	·
SINGLE:		W. A. O. V. = = = =	
	ср	mono,#MONOPER	; test for the period

jr ult, TESTCONS if not then test constant output and P2,#11110111b clear the output ld mono,#0FFH -**TESTCONS:** di ср rto,#RTOPERIOD : test for the timeout jr ult, SIGDONE TurnOffOutput: and P2,#11101111b ; clear the output rto,#0FFH SIGDONE: TOGGLE: jp MainLoop ; loop forever WRITEALL: ld mtempl, mtemph ld TestVal,mtemph clr address ; start at address 00 WRITELOOP1: WDT call WRITEMEMORY inc address do the next address address,#40H ср ; test for the last address nz,WRITELOOP1 jr ret TESTALL: clr address ; start at address 0 READLOOP1: **WDT** call ReadMemory ; read the data ср mtemph,TestVal ; test the value nz, MEMORYERROR jp ; if error mark mtempl,TestVal ср ; test the value nz,MEMORYERROR jp ; if error mark address inc set the next address ср address,#40H ; test for the last address nz, READLOOP1 jr ret Timer 0 interrupt TimerZeroInt: ср T0Ext,#00 ; test for the roll jr z,ClearRadioTimeout ; if at the roll time out dec T0Ext ; decrement the time extension iret

; clear the counter

; clear the radio data

; for the Clear radio code segment

ClearRadioTimeout:

call

jp

push

ClearCounter

ClearRadio

RP

; Radio interr	upt from	a edge of the radio signal	
, .		•	************
RadioNegInt:		•	
	and Id ir	IMR,#11111110b RTemp,#00000001B RadioEdge	; turn off the interrupt for 256uS ; mark which edge
RadioPosInt:		· idaiozage	
	and Id jr	IMR,#11110111b RTemp,#00000000B RadioEdge	; turn off the interrupt for 256uS ; mark which edge
		•	
RadioEdge:			
	Duch	RP	
	push		; save the reg pair
	srp	#RadioGroup	; set the register pointer
	ld	rtemph,T0Ext	; read the upper byte
	ld	rtempl,T0	; read the lower byte
	tm :-	IRQ,#00010000b	; test for a pending timer interrupt
	jr	z,RIncDone	; done
	tm	rtempl,#10000000b	; test for the rollover
	jr	z,RIncDone	; if not the rolled value skip inc
RIncDone:	dec	rtemph	; increase the timer msb
RTimeOk:	call	ClearCounter	; clear the counter
*	com	rtemph	; flip to find the period
	com	rtempl	
RTimeDone:			
	ср	rtemp,#0	; test the port for the edge
	jr	z,ActiveTime	; if it was the active time then branch
InActiveTime:		·	, which are the district the trial practice.
	ср	RInFilter,#0FFH	; test for active last time
	jr	z,GolnActive	; if so continue
	jr	RADIO_EXIT	; if not the return
GolnActive:			,
	clr	RInFilter	; set flag to inactive
•	ld	rtimeih,rtemph	; transfer the period to inactive
	ld	rtimeil,rtempl	;
	jr	RADIO_EXIT	; return
ClearCounter:			,
	ld	TMR,#00001000b	; turn off timer 0
	ld	TMR,#00001001b	; load t0
	ld	TMR,#00001000b	;
•	ld	TMR,#00001010b	; restart the timer
	ld	T0Ext,#0FFH	; reset the timer
	and ret	IRQ,#11100110b	; turn off pending int
ActiveTime:			
. water inte.	CO.	RInFilter,#00H	s took for a off a first st
	cp jr	z,GoActive	; test for active last time
	jr jr	RADIO_EXIT	; if so continue
GoActive:	ינ	· · · · · · · · · · · · · · · · · · ·	; if not the return

			•
	- Id	RInFilter,#0FFH	
	ld	rtimeah,rtemph	transfer the period to petition
	ld	rtimeal,rtempl	; transfer the period to active
GotBothEdg	es:	· · · · · · · · · · · · · · · · · · ·	
_	ei	•	cookin the intermed
	ср	radioc,#0	; enable the interrupts
	ir	nz,INSIG	; test for the blank timing
	inc	radioc	; if not then in the middle of signal
	· cp	rtimeih,#30h	; set the counter to the next numbe
	jr	ult,ClearJump	; test for the min 24.5 mS
	-	rtimeah,#00h	; if not then clear the radio
	cp jr	nz,SyncOk	; test first the min sync
	•	rtimeal,#80H	; first byte 00 if not great enough
	с р ir		; test for 256uS min
SyncOk:),	ult,ClearJump	; if less then clear the radio
Sylicok.			
•	cap :-	rtimeah,#9h	; test for the max time 4.6mS
•	jr	uge,ClearJump	; if not clear
			•
		*	
OFTRE			•
SETP5:		0):	
	cp	rtimeah,#02h	; test for 1.5 vs .5
DELIGELAG	jr	uge,O1P5MSFLAG	; set the 1.5 flag
P5MSFLAG:			•
• •	or	RFlag,#01000000b	; set the 0.5ms memory flag
	clr	radiop5h	; clear the memory
•	cir	radiop5l	
	clr	COUNTP5H	; clear the memory
	clr	COUNTP5L	· · · · · · · · · · · · · · · · · · ·
	jr	DONESETP5	; do the 2X
. O1P5MSFLA	iG:		
	and	RFlag,#10111111b	; set the 1.5ms memory flag
	clr	radio1p5h	; clear the memory
	cir	radio1p5l	
	clr	COUNT1P5H	; clear the memory
	clr '	COUNT1P5L	
DONESETPS		·	
RADIO_EXIT	:	•	,
	pop	rp .	*
	iret		; done return
		· · ·	
ClearJump:		•	
;	or	P2,#1000000b	; turn of the flag bit for clear radio
	. jp	ClearRadio	; clear the radio signal
INSIG:			
	ф	rtimeih,#0AH	; test for the max width 5.16
•	jr	uge,ClearJump	; if too wide clear
_	ф	rtimeih,#00h	; test for the min width
•	jr	nz,lSigOk	; if greater then 0 then signal ok
	ф	rtimeil,#080h	; test for 256us min
-0	jr	ult,ClearJump	; if not then clear the radio
lSigOk:	,		, storr creat the fault
-	ф	rtimeah,#0AH	; t st for the max width
	jr	uge,ClearJump	; if too wide clear
	ф	rtimeah,#00h	; if greater then 0 then signal ok
	- F'		, " greater then o then signal ok

,	jr	nz,ASigOk	; if too narrow clear
	ср	rtimeal,#080h	; test for 256us min
·	jr	ult,ClearJump	; if not then clear the radio
ASigOk:	•		, in not their clear the radio
•	sub	rtimeal,RTimelL	; find the difference
	sbc	rtimeah,rtimeih	, mid the difference
	tm	rtimeah,#10000000b	; find out if neg
	jr	nz,NEGDIFF2	; use 1 for ABC or D
	jr	POSDIFF2	, 555 1 107 1 10 0 1
POSDIFF2:			
	ф	rtimeah,#01H	; test for 1.5/1
8	jr	ult,O1PMS	; mark as a 1
	jr	O1P5MS	
NEODIEE	•		
NEGDIFF2:		*	
	com	rtimeah	; invert
	cp	rtimeah,#01H	; test for 1/.5
. ,	jr	ult,O1PMSC	; mark as a .5
O1DEMC.	jr	P5MSC	
O1P5MS:	ا اما	DITABLE NO.	
	ld :-	BIT1P5,#2h	; set the value
O1PMSC:	jr	GOTB1P5	
OTFINISC.		-A:	
O1PMS:	com	rtimeah	; invert
OTFINIS.	144	DETADE #41	
	ld i-	BIT1P5,#1h	; set the value
P5MSC:	jr	GOTB1P5	
1 314130.	com	rtimeah	
	ld	BIT1P5,#0h	; invert
GOTB1P5:	.0	BITTE 5,#011	; set the value
	clr	rtimeah	
	cir	rtimeal	; clear the time
•	clr	rtimeih	
	clr	rtimeil	
	ei		t opoble intermedia
ADDB1P5:	-		; enable interrupts
	tm	RFlag,#01000000b	tost for radio nE/1-E
	ir	nz,RCP5INC	; test for radio p5/ 1p5
	•	_,	
RC1P5INC:	•		
	tm	radioc,#0000001b	; test for even odd number
	jr `	z,COUNT1P5INC	; if odd number counter
	•	:	, ii odd fidifiber codiffer
Radio1P5INC:			; else radio
		•	, cloc radio
	ф	radioc,#15D	; test the radio counter for the specials
•	jr	uge,SPECIAL_BITS	; save the special bits seperate
Radio1P5R:		- .	, and the operate
	id	pointerh,#Radio1P5H	; get the pointer
	ld	pointerl,#Radio1P5L	, garane panner
	jr	AddAll	•
SPECIAL_BITS	S:	• •	
	ср	radioc,#15d	; test for the first special
	jr	nz,SKIP_ID_ZERO	; if not then skip zeroing
	cir	ID_B	; else clear the id bits

SKIP_ID_ZE	RO:		
	cp jr	radioc,#19d z,SWITCHID	; test for the switch id ; if so then branch
SWITCHID:	ld add add add jr	rtemph,ID_B ID_B,rtemph ID_B,rtemph ID_B,BIT1P5 Radio1P5R	; save the special bit ; *3 ; *3 ; add in the new value
	ld cp jr clr jr	SW_B,BIT1P5 ID_B,#03d ule,Radio1P5R BIT1P5 Radio1P5R	; save the switch ID ; test for the add in values ; add in if 3 < ; else dont add in
RCP5INC:		*	
	tm jr	radioc,#0000001b z,COUNTP5INC	; test for even odd number ; if odd number counter
RadioP5INC:		-	; else radio
ic.	ld Id jr	pointerh,#RadioP5H pointerl,#RadioP5L AddAll	get the pointer
COUNT1P5IN	۸C٠		
00011111011	ld Id ir	pointerh,#COUNT1P5H pointerl,#COUNT1P5L AddAll	; get the pointer
COUNTPSING	D: "	AddAll	
	ld ld jr	pointerh,#COUNTP5H pointerl,#COUNTP5L AddAll	; get the pointers
AddAll:		. *	
	ld ld	rtemph,@pointerh rtempl,@pointerl	; get the value ;
	ld ld	addvalueh,@pointerh addvaluel,@pointerl	; get the value ;
	add adc	addvaluel,rtempl addvalueh,rtemph	; add x2 ;
	add adc	addvaluel,rtempl addvalueh,rtemph	; add x3
	add adc	addvaluel,BIT1P5 addvalueh,#00h	add in new number
ALLADDED:	ld ld	@pointerh,addvalueh @pointerl,addvaluel	; save the value
TWENTY?:	inc	radioc	; increase the counter
i.	and cp jp	RFlag,#11011111B radioc,#21D nz,RRETURN	; clear the bit for 10 bits ; test for 20 ; if not then return
• .	tm ·	RFlag,#00010000B	; test flag 20 bit code

			•	•
FIRST20:	jr	nz,KNOWCOI	DE	; if the second 20 bits received
	· or	RFlag,#00010	000B	; set the flag
	cir	radioc	000 B	; clear the radio counter
	jp	RRETURN		; return
GOT20CODE	:			, return
	ср	ID_B,#07d		tost for the dept was and
	jР	uge,ClearRadi	io :	; test for the don't use ones ; clear don't use
	ср	ID_B,#04d		
	jr	uge,KNOWCC)DE	; test for the don't add in ones
•	add	COUNT1P5L,	SW D	; if so then don't add in
	adc	COUNT1P5H		; add in switch id
KNOWCODE		OCCIVITIESH,	#0011	•
	•			
.***********	*******	************	*******	*****
; : Translate the	COUNT	er back to normal		
start	Counte	or back to normal		•
; Count	٥r٨	CounterB		
; 00	CIA		CounterC	CounterD
•	^		Count1P5H	Count1P5L
; Mirror	A	MirrorB	MirrorC	MirrorD
; 00	*****	00	CountP5H	CountP5L
,			*****	*******************
	srp	#CounterGroup)	; set the group
	cir	countera	• .	; clear the counter Msb value
•	cir	counterb		· · · · · · · · · · · · · · · · · · ·
•	ld.	counterc,COUN	NT1P5H	; Set the value to count1p5
	ld	counterd, COUN		; cet the value to count tps
	clr	mirrora		; Sot the mirror (to any or a first
•	clr	mirrorb		; Set the mirror (temp reg for now)
•	ld	mirrorc,COUNT	DELL	; to countp5
	ld	mirrord,COUNT		;
	call	AddMirrorToCo		
	ld		unter	; find countp5 * 3^10 + count1p5
	call	loopcount,#3		;
		RotateMirrorAd	o '	
	ld	loopcount,#2		;
,	call	RotateMirrorAde	d.	;
*	ld	loopcount,#2	•	;
	call	RotateMirrorAdo	j	; .
	ld	loopcount,#2		
	call	RotateMirrorAdo	j į	•
	ld	loopcount,#1	•	
	call	RotateMirrorAdo	j	:
-	ld	loopcount,#3	•	:
•	call	RotateMirrorAdo	1	•
	ld	loopcount,#1	=	•
	call	RotateMirrorAdo	4	•
	ld	loopcount,#1	•	
	call	RotateMirrorAdd	I	•
			•	•
MirrorTheCount	er.			
	call	MirrorCounter		
CounterCorrecte		war or counter		; mirror the counter
		ChiaDadia 4055		
	ср	SkipRadio,#0FF	H.	; test for the skip radio flag
	jp	z,ClearRadio		; if active do not test the cpde
	ср	LearnTimer,#0FI	FH	; test for in learn mode

		• •		
	jp	z,TESTCODE		; if not in learn the test the code
STORECODE		•		, which is to any the code
DCODESTOR				
	ср	PRadioA,radio1p5h		; test all 8 memorys for a match
,	jr ~~	nz,PP_NOT_M_D		; if no match skip
	ср ir	PRadioB,radio1p5l nz,PP_NOT_M_D		; test all 8 memorys for a match
	СР	PRadioC,radiop5h		; if no match skip
•	jr	nz,PP_NOT_M D		; test all 8 memorys for a match ; if no match skip
	cp.	PRadioD,radiop5I		; test all 8 memorys for a match
•	jr	nz,PP_NOT_M_D		; if no match skip
	ср	PRadioE, MirrorA		; test all 8 memorys for a match
	jr	nz,PP_NOT_M_D		; if no match skip
•	сp	PRadioF, MirrorB		; test all 8 memorys for a match
	jr	nz,PP_NOT_M_D		; if no match skip
•	ср	PRadioG, MirrorC		; test all 8 memorys for a match
	jr cp	nz,PP_NOT_M_D PRadioH,MirrorD		; if no match skip
	ir	nz,PP_NOT_M_D		; test all 8 memorys for a match
MatchedForSto		112,11 _1401_141_D		; if no match skip
	srp	#LearnEeGroup		•
••	call	TESTMATCH		; test for a matching code
	ср	address,#0FFH		; test for a match
	jr	nz,WRITEAGAIN		; if so store AGAIN for counter
	ld	address,#1FH		; set the address
	call add	ReadMemory		; read the value
	cp	mtemph,#4d mtemph,#1CH	•	; find the next address
	jr	ult,GOTDADDRESS		; test for out of range
•	clr	mtemph		
GOTDADDRES	S:			•
	ld	mtempl,mtemph		:
	ld	address,#1FH		; store the new address
	call	WRITEMEMORY		;
	ld	address,mtemph		; set the code address to write
	call	WRITE_D_CODE		; output the D code
	jr	NOWRITESTORE	.*	; reset the learn mode
WRITEAGAIN:	: .	•		•
	call	WRITE_D_CODE		: Output the Diende
		·····		; output the D code
NOWRITESTOR	RE:	:		
	or	P2,#00000010B	•	; turn off the LED for flashing
	ld	LearnTimer,#0FFH		; turn off the learn mode
	cir	RadioTimeOut		; disable command from learn
J	ir	ClearRadio		; set for the next code
• .				
PP_NOT_M_D:				•
	đ	PRadioA,radio1p5h		; save the present into the past
- 1	ď	PRadioB,radio1p5l		; save the present into the past
	d	PRadioC,radiop5h		; save the present into the past
	d .	PRadioD,radiop5I		; save the present into the past
	d .	PRadioE, MirrorA		; transfer the value
10	ď	PRadioF,MirrorB		
		•		
٠.		A-	-36	
		•		· ·

		•	
	ld	DDadiaC Missano	
	· ld	PRadioG, MirrorC	,
	. 10	PRadioH,MirrorD	
•		•	; reset radio
,	********	**********	********
; Clear interro	Jpt .		· · · · · · · · · · · · · · · · · · ·
,**********	*******	*************************	*********
ClearRadio:	•		
	tm	RFlag,#0000001B	; test for receiving without error
•	jr	z,SKIPiRTO	; if flag not set then donot clear timer
	clr	RadioTimeOut	; clear radio timer
SKIPIRTO:	•	· iddio i iiile Odi	, clear radio limer
	clr	RadioC	
	clr		; clear the radio counter
RRETURN:	CII	RFlag	; clear the radio flags
HHE TUHIN.		DD	
•	pop	RP	; reset the RP
•	iret		; return
************		•	
,	*******		********************
; rotate mirro	r LoopC	ount *2 then add	
<u>-</u>	*******	*********	*********************************
RotateMirrorA	Add:		•
		•	
	rcf	•	; clear the carry
	ric	mirrord	, order the dairy
	rlc	mirrorc	,
	rlc	mirrorb	•
	rlc	mirrora	
	djnz	loopcount,RotateMirrorAdd	i Albam Atti da
	uj:12	noopcount, notatemirrorAdd	; loop till done
: Add mirror t	o count	× .	
.*************	*******	5 	•
, AddMirrorToC	`ountor		
AUGINITION		_	• •
	add	counterd,mirrord	;
	adc	counterc, mirrorc	- · · ;
•	adc-	counterb,mirrorb	. ;
	adc	countera,mirrora	
	ret		
		•	
*************	*******	*************	*************************
; Add mirror to	o counte	er i	•
,**************************************	*******	*************	**************************
MirrorCounter	:	·	
	ld	loopcount,#32d	; set the number of bits
MirrorLoop:			, out the member of bits
•	rrc	countera	; move the bits
	rrc	counterb '	, more the bits .
•	rrc	counterc	•
	ITC	counterd	<u> </u>
			•
	ric	mirrord	;
_	ric	mirrorc	;
-	rlc	mirrorb	;
•	цС	mirrora	•
	djnz	loopcount, MirrorLoop	; loop for all the bits
	ret	•	
			_
		A-3	7
		,	
		• •	
	,		
*			
			_
			, and the second

.**********	*******	******	***************************************
Test	the rad	io code for matching	
TESTCODE	:		***************************************
	and	P2,#11111101B	
	snp	#LearnEeGroup	; turn on the LED for flashing
	call	TESTMATCH	
	or	P2,#00000010B	; test the code for a match
	ф	Address,#0FFH	; turn off the LED for flashing
	jp	z,TEST_TC_SEC	; test for no match
	<i>,,</i> ,	-,, 20, _, 0_020	; if no match try touchcode and sec
D_CODE_M	ATCH:		
	ф	RadioTimeOut,#0FFH	; test for the timeout
	jr	z,NewCode	if times in active then last (
	ф	LastM1Match,Address	; if timer inactive then look for a new
	jr	nz,NewCode	; test for the same address as the pas ; if not then test for a new code
	cir	RadioTimeOut	; reclear the timer
	jр	ClearRadio	; and update the past
NewCode:			, and update the past
	srp	#CheckGroup	; set the rp
•	call	TESTCOUNTER	; test the counter for in range
•	ф	CMP,#00	; test for a matching value
•	jp	z,ClearRadio	; if the same then clear the radio
	ср	СМР,#0ААН	; test for counter in range
*	jr	z,GOT_D_CMD	; got a command save radio counter
	ф	CMP,#07FH	; test for outside of - window
	jr	z,UPDATE_PAST	; if so skip resync
*	СР	PAST_MATCH, Address	test for the same address as the past
	jr	nz,UPDATE_PAST	; if not then update the past value
	ld	pradioa,MirrorA	; transfer the value
	ld	pradiob,MirrorB	· · ·
	ld	pradioc,MirrorC	
	ld	pradiod,MirrorD	
	sub	pradiod,pradioh	
	sbc	pradioc,pradiog	
	sbc	pradiob,pradiof	•
	sbc _.	pradioa,pradioe	; find the difference
	ф :-	pradioa,#00	; test for less then 4 away
•	jr	nz,UPDATE_PAST	; if not then update the past
	. cp	pradiob,#00	
	jr	nz,UPDATE_PAST	; if not then update the past
	ф	pradioc,#00	,
	Jr .	nz,UPDATE_PAST	; if not then update the past
	ф	pradiod,#00	; test for the zero case
	Jr m	z,UPDATE_PAST	;
	cp :-	pradiod,#04d	• •
GOT_D_CMD:	Jr	ugt,UPDATE_PAST	; if not then update the past
GOI_D_CMD:		CTODE D. CO.	, as pas-
	call	STORE_D_COUNTER	; save the new counter value
D_RADIO_COI	ALAALO		
P_1 MD10_CO1			
	CP ir	SysDisable,#32d	; test for 4 seconds
	jr	ult,TEST_TC_SEC	; if not test to and sec
•	ф	RadioTimeOut,#RTOPERIOD	; test for first reception
		A-38	
		74-30	•
•			
			•

```
ult,NOTP3A
               jr
                                                      ; if second reception skip t and mono-
               clr
                       Mono
                                                      ; clear the monostable
                       P2,#00011000B
               or
                                                      ; turn on the constant
               xor
                       P2,#01000000B
                                                      ; toggle the T output
NOTP3A:
                       RadioTimeOut
                                                      ; clear the timer
NOTP3:
NOTP3S:
                       TEST_TC_SEC -
                                                      ; test to and sec
NOTNEWMATCH:
               ld
                       LeamTimer,#0FFH
                                                     ; set the learn timer "turn off"
               jp
                       ClearRadio
                                                     ; clear the radio
UPDATE_PAST:
                      PAST_MATCH, Address
                                                     ; save the past address
              ld
                      pradioe, Mirror A
                                                     ; transfer the value
              ld
                      pradiof,MirrorB
              ld .
                      pradiog, MirrorC
                      pradioh, Mirror D
              ld
                      ClearRadio
              įр
                                                     ; reset the radio
```

We know the code does not match but if it was our touch code or security transmitter update the counter

```
TEST_TC_SEC:
               srp
                       #LearnEeGroup
               ф
                       ID_B,#1d
                                                      ; test for the touch code
                      z,TC_SEC
               jr
                                                      ; jump if so
                      ID_B,#2d
               ср
                                                      ; test for the security transmitter
                      z,TC_SEC
               jr
                                                      ; jump if so
                      ClearRadio
               jp
TC_SEC:
                      address,#01d
                                                     ; set the start addresss for the fixed
NEXT_D:
               call
                      ReadMemory
                                                     ; read the word at this address
               ф
                      mtemph,Radio1P5H
                                                     ; test for the match
              jr '
                      nz,NO_TC_MATCH
                                                     ; if not matching do the next address
               ф
                      mtempl,Radio1P5L
                                                     ; test for the match
              ir
                      nz,NO_TC_MATCH
                                                     ; if not matching do the next address
```

dec address ; reset the address

MatchedCheckCounter:

call TESTCOUNTER
cp CMP,#0AAH
jr nz,SkipStoreCounter
TC_SEC_Store:

STORE_D_COUNTER ; save the new counter

inc address NO_TC_MATCH:

SkipStoreCounter:

គា: add address,#4d cp address,#1CH

; set the address to the next code ; test for the last address

; test the counter for in range

; if not kip storing the counter

; test for within range

pradioc,#12d ср ; window 3072 or 1024 activations ule,COUNTOK jr COUNTOUT: call Complement : find the - difference pradioa,#00 ср test for within 00000400H jr nz,OutOfWindow pradiob,#00 ср jr nz,OutOfWindow ср pradioc,#00000100B ir ugt,OutOfWindow lđ CMP,#7FH ; mark the -window function jr CounterRet : return OutOfWindow: ld CMP,#0FFH ; set the bad count flag jr . CounterRet ; return COUNTOK: ld CMP.#0AAH ; set the count flag ok jг CounterRet ; return NORMALN: sub pradiod, MirrorD ; subtrace to find difference sbc pradioc, MirrorC sbc pradiob, MirrorB sbc pradioa, MirrorA call Complement make positive ср pradioa.#00 test for to large įr nz,COUNTOUT if so out of window СР pradiob,#00 test for to large nz,COUNTOUT įr ; if so out of window pradioc,#11D СР window for 1024 ule,COUNTOK ir COUNTOUT Complement: pradiod com Complement the temp reg com pradioc com pradiob pradioa com ret TESTMATCH TEST THE NON ROLLING PART OF ANY CODE IF THERE IS A MATCH RETURNS THE ADDRESS ELSE RETURNS FF TESTMATCH: TEST_D_CODES: address ; start at address 0 NEXT_D_CODE: ReadMemory call ; read the word at this address ф mtemph,RadioP5H ; test for the match nz,NO_D_MATCH jΓ ; if not matching then do n xt address mtempl,RadioP5L ф ; test for the match

; if not matching then do n xt address

nz,NO_D_MATCH

inc address ; set the second half of the code call ReadMemory ; read the word at this address СР mtemph, Radio 1P5H ; test for the match jr nz,NO D MATCH2 ; if not matching do the next address mtempl,Radio1P5L ф test for the match nz,NO_D_MATCH2 jr ; if not matching do the next address dec address reset the address TMEXIT ; return with the address of the match NO_D_MATCH: address ; set the address to the next code NO_D_MATCH2: add address,#3d ; set the address to the next code address,#1CH ф ; test for the last address ult, NEXT D CODE ; if not the last address then try again GOTNO_D_MATCH: ld address,#0FFH ; set the no match flag ret TMEXIT: ld LastM1Match,LastMatch ; delay line ld LastMatch address ; save the address for radio timeout ret

LEARN DEBOUNCES THE LEARN SWITCH 80mS TIMES OUT THE LEARN MODE 30 SECONDS DEBOUNCES THE LEARN SWITCH FOR ERASE 6 SECONDS

LEARN:

srp #LearnModeGroup ; set the group test for the debouncer release cmdswitch,#236D ф nz, Release Done jr ; if not then test for set clr cmdswitch ; clear the debouncer ReleaseDone: ф cmdswitch,#20D ; test for switch 2 set jr UGT, CLEARRA multi2: cmdswitch,#20D ф ; test for switch 2 set nz,TESTLEARN ; if not then test learn SW2isSET: ld cmdswitch,#0FFH ; set the debouncer CMDSW: clr mono ; clear the timer XOL P2,#01000000B ; toggle P2,#00011000B Or ; set **CLEARRA:** cir rto

TESTLEARN:

ф learndb,#236D ; test for the debounced release nz,LEARNNOTRELEASED ; if not released then jump

	clr	learndb	; clear the debouncer
	ret	•	; return
LEARNNOTRE	ELEASE	D:	
	ф	learnt,#0FFH	; test for learn mode
	jr .	nz,INLEARN	; if in learn jump
•	ср	learndb,#20D	; test for debounce period
SETLEARN:	jr	nz,ERASETEST	; if not then test the erase period
	clr	learnt	; clear the learn timer
	ld	leamdb,#0FFH	; set the debouncer
•	and	P2,#11111101b	; turn on the led
ERASETEST:		•	, 10 01
	СР	leamdb,#0FFH	; test for learn button active
	jr	nz,ERASERELEASE	; if button released set the erase timer
	ф	eraset,#0FFH	; test for timer active
	jr	nz,ERASETIMING	; if the timer active jump
	clr.	eraset	clear the erase timer
ERASETIMINO	3 : -		The state of the s
	ср	eraset,#48D	; test for the erase period
	jr	z,ERASETIME	; if timed out the erase
	ret		; else we return
ERASETIME:			, 5.55
	or	P2,#0000010b	; turn off the led
	ld .	skipradio,#0FFH	; set the flag to skip the radio read
•	call	CLEARCODES	; clear all codes in memory
	clr	skipradio	; reset the flag to skip radio
			, reset the hag to skip radio
	ld.	learnt,#0FFH	; set the learn timer
	ret		; return
ERASERELEA	SE:		
	ld	eraset,#0FFH	; turn off the erase timer
•	ret		return
			<i>*</i>
INLEARN:	•		
	ф	learndb,#20D	; test for the debounce period
	jr	nz,TESTLEARNTIMER	; if not then test the learn timer
	ld	leamdb,#0FFH	; set the learn db
TESTLEARNTI	MER:		
	ф	leamt,#240D	; test for the learn 30 second timeout
	jr	nz,ERASETEST	; if not then test erase
learnoff:	-		
A	or	P2,#0000010B	; turn off the led
•	ld	learnt,#0FFH	; set the learn timer
	ld	leamdb,#0FFH	; set the learn debounce
•	jr	ERASETEST	; test the erase timer
	: .		, totalio orago milei

; WRITE WORD TO MEMORY ; ADDRESS IS SET IN REG ADDRESS ; DATA IS IN REG MTEMPH AND MTEMPL ; RETURN ADDRESS IS UNCHANGED WRITEMEMORY:

RP push

#LearnEeGroup . srp

STARTB call

ld · serial,#00110000B

call SERIALOUT and csport,#csl

call STARTB

ld serial,#01000000B serial, address or..

call SERIALOUT ld serial, mtemph

call SERIALOUT . ld serial,mtempl

call SERIALOUT call **ENDWRITE**

call **STARTB**

ld serial,#00000000B

call **SERIALOUT** and csport,#csl

pop

: SAVE THE RP

; set the register pointer

; output the start bit

; set byte to enable write .

; output the byte ; reset the chip select ; output the start bit

; set the byte for write ; or in the address

; output the byte ; set the first byte to write

; output the byte

; set the second byte to write

; output the byte

wait for the ready status

output the start bit

set byte to disable write

; output the byte ; reset the chip select

; reset the RP

READ WORD FROM MEMORY ADDRESS IS SET IN REG ADDRESS DATA IS RETURNED IN REG MTEMPH AND MTEMPL ADDRESS IS UNCHANGED

ReadMemory:

RP push

srp #LearnEeGroup

STARTB call

ld. serial,#10000000B or serial.address

SERIALOUT . call call SERIALIN

ld mtemph, serial

call SERIALIN ld mtempl,serial and csport,#csl

RP pop

ret

; set the register pointer

; output the start bit ; preamble for read ; or in the address ; output the byte ; read the first byte

; save the value in mtemph ; read teh second byte

; save the value in mtempl

; reset the chip select

WRITE D CODE TO 4 MEMORY ADDRESS

CODE IS IN Radio1P5H Radio1P5L RadioP5H RadioP5L

CODE IS IN Count1P5H Count1P5L CountP5H CountP5L

WRITE_D_CODE:

push

srp #LearnEeGroup ld

mtemph,RadioP5H

; set the register pointer ; transfer the data

ld mtempl,RadioP5L call WRITEMEMORY write the temp bits inc address ; next address ld mtemph,Radio1P5H transfer the data ld mtempl,Radio1P5L call WRITEMEMORY ; write the temps inc address ; next address STORE COUNTER: ld mtemph, Mirror A ; transfer the data ld mtempl, MirrorB call WRITEMEMORY write the temps inc address ; next address ld mtemph, Mirror C. transfer the data ld mtempl, Mirror D call WRITEMEMORY write the temps dec address reset the address dec address dec address RP pop ret return STORE_D_COUNTER: push RP #LearnEeGroup srp ; set the register pointer inc address address inc STORE_COUNTER jr START BIT FOR SERIAL NONVOL ALSO SETS DATA DIRECTION AND AND CS STARTB: ld P2M, #P2M INIT ; set port 2 mode and csport,#csl and clkport,#clocki start by clearing the bits and dioport,#dol or csport,#csh set the chip select or dioport,#doh set the data out high clkport,#clockh or set the clock clkport,#clockl and reset the clock low and dioport,#dol ; set the data low ret ; return END OF CODE WRITE **ENDWRITE:** ld P2M,#(P2M_INIT+1) ; set port 2 mode and csport,#csl ; reset the chip select nop ; delay csport,#csh or ; set the chip select WDT ; kick the dog **ENDWRITELOOP:** temph,dioport

; read the port

```
ld
                          P2M, #P2M INIT
                                                           ; set port 2 mode forcing output mode
                  ret
   SERIAL OUT
   OUTPUT THE BYTE IN SERIAL
  SERIALOUT:
                  ld
                          P2M, #P2M_INIT
                                                          ; set port 2 mode
                  ld
                         templ,#8H
                                                          ; set the count for eight bits
  SERIALOUTLOOP:
                  rlc
                          serial
                                                          ; get the bit to output into the carry
                 jr
                         nc, ZEROOUT
                                                          ; output a zero if no carry
 ONEOUT:
                  or
                         dioport,#doh
                                                          ; set the data out high
                         clkport,#clockh
                                                          ; set the clock high
                         clkport,#clockl
                 and
                                                          ; reset the clock low
                 and
                         dioport,#dol
                                                          ; reset the data out low
                 dinz
                         templ, SERIALOUTLOOP
                                                         ; loop till done
                 ret
                                                          ; return
 ZEROOUT:
                 and
                         dioport,#dol
                                                          reset the data out low
                 or
                         clkport,#clockh
                                                          set the clock high
                 and
                         clkport,#clockl
                                                          ; reset the clock low
                 and
                         dioport,#dol
                                                         ; reset the data out low
                 djnz
                         templ, SERIALOUTLOOP
                                                         ; loop till done
                 ret
                                                         : return
 SERIAL IN
 INPUTS A BYTE TO SERIAL
SERIALIN:
                        P2M,#(P2M_INIT+1)
                ld
                                                         ; set port 2 mode
                ld
                        templ,#8H
                                                         ; set the count for eight bits
SERIALINLOOP:
                        clkport,#clockh
                                                        ; set the clock high
                rcf
                                                        ; reset the carry flag
                ld
                        temph,dioport
                                                        ; read the port
                and
                        temph,#doh
                                                        ; mask out the bits
                jr
                        z.DONTSET
                scf
                                                        ; set the carry flag
DONTSET:
               rlc
                        serial
                                                        ; get the bit into the byte
               and
                       clkport,#clockl
                                                        ; r set the clock low
               djnz
                       templ, SERIALINLOOP
                                                        ; loop till done
               ret
                                                        ; return
```

; mask

; if the bit is low then loop

; reset the chip select

and

and

jr

temph,#doh

csport,#csl

z,ENDWRITELOOP

A-46

CLEAR PAGE 0 CODES IN THE MEMORY **CLEARCODES:** push RP di disable interrupts ld SkipRadio,#0FFH srp #LearnEeGroup set the register pointer ld Radio1P5H,#0FFH set the codes to illegal codes ld Radio1P5L,#0FFH ld RadioP5H,#0FFH ld RadioP5L,#0FFH address clr set the page ld cmp,#07d erase 7 values ClearLoop: call WRITE D CODE clear this address add address,#4d next clear address dinz cmp,ClearLoop clr mtemph clear data clr mtempl ld address,#1FH set the address call WRITEMEMORY pop ret : return TIMER UPDATE FROM INTERUPT EVERY .256mS TimerOneInt: **TaskSwitch** inc ; set to the next switch ld IMR, #RETURN_IMR ; turn on the interrupt tm TaskSwitch,#00000001b ; even odd jr nz,SkipRsRoutine do rs232 .5 mS call RS232 do the serial SkipRsRoutine: tm TaskSwitch,#00000011B ; test for task 0,1,2 or 3 j٢ z,TASK1 ; task 1 every 1 mS TASKO: iret TASK1: push RP ONEMS: srp #LearnModeGroup ; set the register pointer inc T4MS ; increment the 4mS timer inc T125MS ; increment the 125 mS timer ф T4MS,#4D ; test for the time out jp nz,TEST125 ; if not true then jump FOURMS: clr T4MS ; reset the timer ф rto.#0FFh test for the end of the rto z,RTOOK jr if the radio timeout ok then skip inc

increment the rto

; enable the interrupts

rto

ei

RTOOK:

MONOOK:	inc jr dec	mono nz,MONOOK mono	; increment the mono time out ; if the mono timeout ok then skip ; back turn
,	cp jr	SwitchSkip,#00 nz,TEST125	; test for the skip switches command;
TESTSW1:			•
SW1SET:	tm jr cp jr dec jr	P2,#00100000B z,SW1SET LearnDebounce,#00H z,TESTSW2 LearnDebounce TESTSW2	; test switch one ; if set jump ; test for min number ; if at min skip dec ; dec debouncer down ; next
19	cp jr inc	LearnDebounce,#0FFH z,TESTSW2 LearnDebounce	; test for the max number ; if at max skip inc ; inc the debouncer
TESTSW2:			
	tm jr cp jr dec jr	P2,#00000100B z,SW2SET CmdSwitch,#00H z,TESTSWDB CmdSwitch TESTSWDB	; test switch two ; if set jump ; test for min number ; if at min skip dec ; dec debouncer down ; next
SW2SET:	ср	CmdSwitch,#0FFH	
	jr inc	z,TESTSWDB CmdSwitch	; test for the max number ; if at max skip inc ; inc the debouncer
TESTSWDB:		•	
1			
TEST125:			
ONE25MS:	cp jr pop iret	T125MS,#125D z,ONE25MS RP	; test for the time out ; if true the jump
TOG:	ei		·
	clr cp jr inc	T125MS SysDisable,#0FFH z,DO12 SysDisable	; enable the interrupts ; reset the timer ; test for the top
DO12:			; count off the system disable timer
LEARNTOK:	cp jr inc	leamt,#0FFH z,LEARNTOK learnt	; test for overflow ; at roll over skip ; increase the learn timer
	cp jr inc	eraset,#0FFH z,ERASET1OK eraset	; test for ov rflow ; if at roll skip ; increase the erase timer
ERASET1OK:	рор	RP .	

RS232 DATA ROUTINES

enter rs232 start with word to output in rs232do

_	S2	~~	\sim	$\overline{}$	•		
_			, ,,		\mathbf{n}	_	

push	TP	; save the rp
srp	#TimerGroup	; set the group pointer
clr	RSStart	; one shot
ld	rs232odelay,#6d	; set the time delay to 3. mS
clr	rs232docount	; start with the counter at 0
and	RS232OP,#RS232OC	; clear the output
ir	NORSOLIT	, cicui tric output

RS232:

	SStart,#0FFH RS232OSTART	; test for the st	art fl	ag
RS232OUTPUT:			:	•

push	rp .	; save the rp 🔫
srp	#TimerGroup	; set the group pointer
ср	rs232docount,#11d	; test for last
jr	nz,RS232R	,
or	RS232OP,#RS232OS	; set the output idle
10	MODEOLIT	,

RS232R:

djnz inc	rs232odelay,NORSOUT	; cycle count time delay ; set the count for the next cycle
scf		; set the carry flag for stop bits
rrc	rs232do	; get the data into the carry
jr	c,RS232SET	; if the bit is high then set
and	RS232OP,#RS232OC	; clear the output
ir	SETTIME	s final this algles there

RS232SET:

jr

OF

; find the delay time RS232OP,#RS232OS ; set the output

SETTIME:

ld rs232odelay,#6d ; set the data output delay ; test for odd words rs232docount,#0000001b tm z,NORSOUT jr ; if even done ĺđ rs232odelay,#7d ; set the delay to 7 for odd ; this gives 6.5 *.512mS

NORSOUT: RS232INPUT:

RECEIVING:

cp jr tm jr clr ld	rs232dicount,#0FFH nz,RECEIVING RS232IP,#RS232IM nz,NORSIN rs232dicount rs232idelay,#3	; test mode ; if receiving then jump ; test the incoming data ; if the line is still idle then skip ; start at 0 ; set the delay to mid
djnz	rs232idelay,NORSIN	; skip till delay is up

djnz

:; skip till delay is up

0//00577	inc cp jr tm rcf jr scf	rs232dicount rs232dicount,#10d z,DIEVEN RS232IP,#RS232IM z,SKIPSETTING	; bit counter ; test for last timeout ; test the incoming data ; clear the carry ; if input bit not set skip setting carr ; set the carry
SKIPSETTII	rrc Id tm jr Id jr	rs232di rs232idelay,#6d rs232dicount,#00000001b z,NORSIN rs232idelay,#7 NORSIN	; save the data into the memory ; set the delay ; test for odd ; if even skip ; set the delay
NORSIN:	ld Id clr	rs232dicount,#0FFH rscommand,rs232di RSCount	; turn off the input till next start ; save the value ; clear the counter
	pop ret	r p	; return the rp
	Fill Fill Fill Fill Fill Fill	- -	

.end